{"id":"https://openalex.org/W2097306889","doi":"https://doi.org/10.1109/test.2010.5699214","title":"Automated trace signals selection using the RTL descriptions","display_name":"Automated trace signals selection using the RTL descriptions","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2097306889","doi":"https://doi.org/10.1109/test.2010.5699214","mag":"2097306889"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699214","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047060205","display_name":"Ho Fai Ko","orcid":null},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ho Fai Ko","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada","Department of Electrical and Computer Engineering, McMaster University, Hamilton ON L8S 4K1, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada","institution_ids":["https://openalex.org/I98251732"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton ON L8S 4K1, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048457847","display_name":"Nicola Nicolici","orcid":"https://orcid.org/0000-0001-6345-5908"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nicola Nicolici","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada","Department of Electrical and Computer Engineering, McMaster University, Hamilton ON L8S 4K1, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada","institution_ids":["https://openalex.org/I98251732"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton ON L8S 4K1, Canada","institution_ids":["https://openalex.org/I98251732"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047060205"],"corresponding_institution_ids":["https://openalex.org/I98251732"],"apc_list":null,"apc_paid":null,"fwci":1.4981,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.83762166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.918328046798706},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7673212885856628},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.7192552089691162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6087271571159363},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5339402556419373},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.5175780057907104},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4803796410560608},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4531744122505188},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4463285803794861},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.42874205112457275},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41991275548934937},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.337207168340683},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2917109727859497},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20533213019371033},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1906926929950714},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07802259922027588}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.918328046798706},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7673212885856628},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.7192552089691162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6087271571159363},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5339402556419373},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.5175780057907104},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4803796410560608},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4531744122505188},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4463285803794861},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.42874205112457275},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41991275548934937},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.337207168340683},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2917109727859497},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20533213019371033},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1906926929950714},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07802259922027588},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699214","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1576418322","https://openalex.org/W1917409762","https://openalex.org/W1946547238","https://openalex.org/W1965210897","https://openalex.org/W2022546825","https://openalex.org/W2028504835","https://openalex.org/W2055795571","https://openalex.org/W2091507826","https://openalex.org/W2098854373","https://openalex.org/W2100751470","https://openalex.org/W2103581385","https://openalex.org/W2104298686","https://openalex.org/W2106883354","https://openalex.org/W2108567808","https://openalex.org/W2113717210","https://openalex.org/W2115935202","https://openalex.org/W2120263045","https://openalex.org/W2122000458","https://openalex.org/W2122146819","https://openalex.org/W2123198997","https://openalex.org/W2123205813","https://openalex.org/W2123313987","https://openalex.org/W2124618076","https://openalex.org/W2125094702","https://openalex.org/W2137137798","https://openalex.org/W2138849113","https://openalex.org/W2140980952","https://openalex.org/W2141261568","https://openalex.org/W2144786221","https://openalex.org/W2145913625","https://openalex.org/W2148960378","https://openalex.org/W2150376756","https://openalex.org/W2159004509","https://openalex.org/W2162979607","https://openalex.org/W2166930733","https://openalex.org/W4237135760","https://openalex.org/W4243200998","https://openalex.org/W6675078232","https://openalex.org/W6677339423","https://openalex.org/W6678091135"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W1984298705","https://openalex.org/W2117255572","https://openalex.org/W2007450186","https://openalex.org/W1748531671","https://openalex.org/W4247130854","https://openalex.org/W4386159957","https://openalex.org/W1981301448","https://openalex.org/W1497518879","https://openalex.org/W2363829830"],"abstract_inverted_index":{"Pre-silicon":[0],"verification":[1],"has":[2],"been":[3],"traditionally":[4],"used":[5],"for":[6,61,117],"eliminating":[7],"design":[8,17,30,101,119],"bugs":[9],"before":[10],"tape-out.":[11],"However,":[12,82],"due":[13],"to":[14,34,37,66,86,133,138],"the":[15,20,26,29,43,52,70,83,93,107,111,118,121,143],"increasing":[16,77],"complexity":[18],"and":[19,48,68],"limited":[21],"accuracy":[22],"in":[23,51,73,79,127,140],"circuit":[24,98],"modelling,":[25],"number":[27],"of":[28,120],"errors":[31],"that":[32],"escape":[33],"silicon":[35],"continues":[36],"grow.":[38],"This":[39],"is":[40,103],"aggravated":[41],"by":[42],"interactions":[44],"between":[45],"multiple":[46],"clock":[47],"power":[49],"domains":[50],"modern":[53],"system-on-a-chip":[54],"devices.":[55],"As":[56],"a":[57],"result,":[58],"structured":[59],"methods":[60],"post-silicon":[62,88],"debugging,":[63],"which":[64,136],"aim":[65],"detect":[67],"localize":[69],"bug":[71],"escapes":[72],"silicon,":[74],"have":[75],"gained":[76],"attention":[78],"recent":[80],"years.":[81],"existing":[84],"approaches":[85],"aid":[87],"debugging":[89],"primarily":[90],"rely":[91],"on":[92],"analysis":[94],"performed":[95],"using":[96,142],"gate-level":[97],"descriptions.":[99],"Since":[100],"entry":[102],"commonly":[104],"done":[105],"at":[106],"register":[108],"transfer-level":[109],"(RTL),":[110],"RTL":[112,144],"information":[113],"can":[114],"be":[115],"leveraged":[116],"on-chip":[122],"debug":[123],"hardware.":[124],"In":[125],"particular,":[126],"this":[128],"paper":[129],"we":[130],"investigate":[131],"how":[132],"automatically":[134],"decide":[135],"signals":[137],"trace":[139],"real-time":[141],"information.":[145]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}