{"id":"https://openalex.org/W2149990012","doi":"https://doi.org/10.1109/test.2010.5699210","title":"Testing of latch based embedded arrays using scan tests","display_name":"Testing of latch based embedded arrays using scan tests","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2149990012","doi":"https://doi.org/10.1109/test.2010.5699210","mag":"2149990012"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004566002","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0002-0868-1053"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Fan Yang","raw_affiliation_strings":["LSI Corporation, Milpitas, CA, USA"],"affiliations":[{"raw_affiliation_string":"LSI Corporation, Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102184443","display_name":"Sreejit Chakravarty","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sreejit Chakravarty","raw_affiliation_strings":["LSI Corporation, Milpitas, CA, USA"],"affiliations":[{"raw_affiliation_string":"LSI Corporation, Milpitas, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004566002"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.17644791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.728243350982666},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.669365644454956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5425262451171875},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4892549514770508},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47086063027381897},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.47026902437210083},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46652206778526306},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4572564661502838},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.45490512251853943},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4261448085308075},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4023010730743408},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4021121561527252},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2509952485561371},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16492491960525513},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1178179383277893},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09126299619674683},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08989569544792175},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07997706532478333},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06498956680297852}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.728243350982666},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.669365644454956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5425262451171875},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4892549514770508},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47086063027381897},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.47026902437210083},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46652206778526306},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4572564661502838},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45490512251853943},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4261448085308075},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4023010730743408},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4021121561527252},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2509952485561371},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16492491960525513},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1178179383277893},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09126299619674683},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08989569544792175},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07997706532478333},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06498956680297852},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W7487116","https://openalex.org/W1550928833","https://openalex.org/W1554885925","https://openalex.org/W1921125642","https://openalex.org/W1977765666","https://openalex.org/W2007093221","https://openalex.org/W2007874051","https://openalex.org/W2027764495","https://openalex.org/W2040381583","https://openalex.org/W2090877534","https://openalex.org/W2096007426","https://openalex.org/W2096607693","https://openalex.org/W2103242962","https://openalex.org/W2121938580","https://openalex.org/W2122442616","https://openalex.org/W2123863700","https://openalex.org/W2126771492","https://openalex.org/W2149902802","https://openalex.org/W2151318384","https://openalex.org/W2155488321","https://openalex.org/W2169270029","https://openalex.org/W4240958371","https://openalex.org/W4285719527","https://openalex.org/W6632802079","https://openalex.org/W6640144101","https://openalex.org/W6682311225","https://openalex.org/W6682849904"],"related_works":["https://openalex.org/W2098533503","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2129713538","https://openalex.org/W2341817401","https://openalex.org/W2408214455","https://openalex.org/W1953724919","https://openalex.org/W2128148266","https://openalex.org/W1493811107","https://openalex.org/W3038280805"],"abstract_inverted_index":{"Latch":[0],"based":[1],"arrays":[2],"are":[3,11],"commonly":[4],"used":[5,34],"as":[6,88,90],"small":[7],"embedded":[8],"memories.":[9,38,105],"There":[10],"often":[12,33],"a":[13,20,46,50,63,83,100],"large":[14,25],"number":[15],"of":[16,28,49,66,85],"such":[17,37,104],"memories":[18],"in":[19],"design.":[21],"Due":[22],"to":[23,35],"the":[24,55,60,86],"area":[26],"overhead":[27],"memory":[29],"BISTs,":[30],"scan":[31],"is":[32],"test":[36,96,102],"In":[39],"this":[40],"paper":[41],"we":[42],"show":[43],"that":[44],"with":[45],"minor":[47],"modification":[48],"marching":[51],"sequence":[52],"targeting":[53],"only":[54],"transition":[56],"delay":[57],"faults":[58,67,81],"at":[59],"latch":[61],"boundaries,":[62],"comprehensive":[64,72],"set":[65,74,97],"can":[68],"be":[69],"detected.":[70],"The":[71],"fault":[73],"includes":[75,99],"all":[76,91],"stuck-at,":[77],"stuck-open":[78],"and":[79],"bridging":[80,93],"inside":[82],"cell":[84],"array":[87],"well":[89],"inter-cell":[92],"faults.":[94],"This":[95],"also":[98],"retention":[101],"for":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}