{"id":"https://openalex.org/W2102101882","doi":"https://doi.org/10.1109/test.2010.5699209","title":"Design and test of latch-based circuits to maximize performance, yield, and delay test quality","display_name":"Design and test of latch-based circuits to maximize performance, yield, and delay test quality","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2102101882","doi":"https://doi.org/10.1109/test.2010.5699209","mag":"2102101882"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024304785","display_name":"Kun Young Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kun Young Chung","raw_affiliation_strings":["DFx Group, System LSI, Samsung Electronics Company Limited, South Korea","DFx Group, System LSI, Samsung Electronics, Co., Ltd., Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DFx Group, System LSI, Samsung Electronics Company Limited, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"DFx Group, System LSI, Samsung Electronics, Co., Ltd., Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Gupta","raw_affiliation_strings":["Electrical Engineering-Systems, University of Southern California, USA","Electrical Engineering Systems, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering-Systems, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]},{"raw_affiliation_string":"Electrical Engineering Systems, University of Southern California, USA","institution_ids":["https://openalex.org/I4210116219","https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.506,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68057621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6258633732795715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5953822731971741},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5768397450447083},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5572900772094727},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.508614182472229},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5048955082893372},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4601467549800873},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4338170289993286},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.43155449628829956},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42413151264190674},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4123656153678894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3767467141151428},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36548078060150146},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22768962383270264},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2002810537815094},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.19130125641822815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16390365362167358},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12164035439491272},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.0770455002784729}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6258633732795715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5953822731971741},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5768397450447083},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5572900772094727},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.508614182472229},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5048955082893372},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4601467549800873},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4338170289993286},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.43155449628829956},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42413151264190674},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4123656153678894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3767467141151428},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36548078060150146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22768962383270264},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2002810537815094},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.19130125641822815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16390365362167358},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12164035439491272},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0770455002784729},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W42860166","https://openalex.org/W1503570386","https://openalex.org/W2005319125","https://openalex.org/W2082421670","https://openalex.org/W2106565868","https://openalex.org/W2152228431","https://openalex.org/W2154665706","https://openalex.org/W2157316052","https://openalex.org/W2160337969","https://openalex.org/W2170428543","https://openalex.org/W4238724481","https://openalex.org/W4245410072","https://openalex.org/W6651787432","https://openalex.org/W6671058429","https://openalex.org/W6683054823","https://openalex.org/W6683195693"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2134454856","https://openalex.org/W3015599398","https://openalex.org/W2543176856","https://openalex.org/W4245485844","https://openalex.org/W2006457427","https://openalex.org/W1969142133","https://openalex.org/W2141396628","https://openalex.org/W2034656493","https://openalex.org/W2140497172"],"abstract_inverted_index":{"The":[0,66],"performance":[1,114,167,227,255,264],"benefits":[2,13,230],"of":[3,26,51,110,137,146,149,231],"latch-based":[4,84,104,142,180,232,250],"circuits":[5,82,85,105,143,181,251],"have":[6],"been":[7,44,101],"known":[8,45],"for":[9,103,140,179,190,208,241,249],"some":[10],"time.":[11],"These":[12],"are":[14],"due":[15],"to":[16,30,83,164,217,224,252,260],"the":[17,24,37,108,112,147,157,174,183,209,215,242,262],"timing":[18],"flexibility":[19],"and":[20,54,115,159,168,195,221,228,256,258],"skew-tolerance":[21],"enabled":[22],"by":[23,47],"ability":[25],"combinational":[27],"logic":[28],"blocks":[29],"borrow":[31],"time":[32,57,150,244],"from":[33,79],"each":[34],"other":[35],"across":[36],"intervening":[38],"level-sensitive":[39],"latches.":[40],"It":[41],"has":[42,100],"also":[43,259],"that,":[46],"accommodating":[48],"higher":[49,254,263],"levels":[50],"process":[52],"variations":[53],"small":[55],"delay-defects,":[56],"borrowing":[58],"can":[59,90,127],"enhance":[60],"yield":[61,116,169,229,257],"at":[62],"high":[63,135,266],"clock":[64],"frequencies.":[65],"main":[67,124],"roadblock":[68],"was":[69],"that":[70,89,173,206,245],"conventional":[71],"scan-based":[72,96,130,192],"delay":[73,97,131,138,176,186,267],"testing":[74,98,132,177],"approaches":[75],"cannot":[76],"be":[77],"adapted":[78],"flip-flop-based":[80],"(FF-based)":[81],"in":[86],"a":[87,95],"manner":[88],"harvest":[91,165],"above":[92,175],"benefits.":[93,117],"Recently,":[94],"approach":[99,133,178],"proposed":[102],"which":[106],"holds":[107],"promise":[109],"harvesting":[111],"abovementioned":[113],"In":[118],"this":[119,128,196],"paper,":[120],"we":[121,155,239],"investigate":[122],"two":[123],"questions.":[125],"First,":[126],"new":[129],"provide":[134,253],"coverage":[136,188],"faults":[139],"all":[141],"-":[144],"independent":[145],"pervasiveness":[148],"borrowing?":[151],"Second,":[152],"how":[153],"do":[154],"design":[156,220],"circuit":[158],"develop":[160],"tests":[161],"so":[162],"as":[163],"maximal":[166,226],"benefits?":[170],"We":[171,213],"prove":[172],"obtains":[182],"maximum":[184],"path":[185],"fault":[187],"possible":[189,248],"any":[191],"test":[193,197,222,268],"methodology":[194],"quality":[198],"is":[199,247],"always":[200],"greater":[201],"than":[202],"(or":[203],"equal":[204],"to)":[205],"obtainable":[207],"corresponding":[210],"FF-based":[211,236],"circuit.":[212],"derive":[214],"conditions":[216],"satisfy":[218],"during":[219],"development":[223],"guarantee":[225],"designs":[233],"vs.":[234],"their":[235],"counterparts.":[237],"Hence,":[238],"show":[240],"first":[243],"it":[246],"certify":[261],"via":[265],"quality.":[269]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}