{"id":"https://openalex.org/W2099865714","doi":"https://doi.org/10.1109/test.2010.5699207","title":"BIST of I/O circuit parameters via standard boundary scan","display_name":"BIST of I/O circuit parameters via standard boundary scan","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2099865714","doi":"https://doi.org/10.1109/test.2010.5699207","mag":"2099865714"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063906167","display_name":"Stephen Sunter","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Stephen Sunter","raw_affiliation_strings":["Mentor Graphics, Egypt","Mentor Graphics (Germany)"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Egypt","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics (Germany)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089719975","display_name":"Matthias Tilmann","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthias Tilmann","raw_affiliation_strings":["Renesas Electronics Europe GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Europe GmbH, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063906167"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4994,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67456876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8951293230056763},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5395250916481018},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5322050452232361},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.517961859703064},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5171629786491394},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5130871534347534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5060719847679138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5046318769454956},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.49067485332489014},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4655367434024811},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.46295008063316345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4468402564525604},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.444360613822937},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4401470422744751},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4245513081550598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4094310998916626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34638476371765137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24244412779808044},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10197705030441284}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8951293230056763},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5395250916481018},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5322050452232361},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.517961859703064},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5171629786491394},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5130871534347534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5060719847679138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5046318769454956},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.49067485332489014},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4655367434024811},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.46295008063316345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4468402564525604},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.444360613822937},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4401470422744751},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4245513081550598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4094310998916626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34638476371765137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24244412779808044},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10197705030441284},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1563531783","https://openalex.org/W1597062741","https://openalex.org/W1930127001","https://openalex.org/W2013669348","https://openalex.org/W2028504835","https://openalex.org/W2081089490","https://openalex.org/W2116575043","https://openalex.org/W2151468369","https://openalex.org/W2160994299","https://openalex.org/W2162539355","https://openalex.org/W2172587493","https://openalex.org/W2230843895","https://openalex.org/W6677351133"],"related_works":["https://openalex.org/W2166004767","https://openalex.org/W1991035950","https://openalex.org/W1852363244","https://openalex.org/W2016245341","https://openalex.org/W2172250424","https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2114676663","https://openalex.org/W2165948443","https://openalex.org/W2377850316"],"abstract_inverted_index":{"To":[0],"minimize":[1],"test":[2,34,130,136],"costs":[3],"for":[4,138],"ASICs":[5],"and":[6,21,77,92,123,145,150],"boards,":[7],"many":[8],"manufacturers":[9],"use":[10],"reduced":[11],"pin-count":[12],"access":[13],"and/or":[14],"boundary":[15,53,97],"scan-based":[16],"test.":[17],"Only":[18],"DC":[19],"parameters":[20],"basic":[22],"connectivity":[23],"are":[24],"tested,":[25],"because":[26],"it":[27],"takes":[28],"too":[29],"much":[30],"engineering":[31],"effort":[32],"to":[33,88,120,128],"AC":[35,46,141],"performance.":[36],"This":[37,133],"paper":[38],"describes":[39],"a":[40,74,83,105],"BIST":[41,64],"circuit":[42],"that":[43,103],"facilitates":[44,151],"testing":[45],"performance":[47],"of":[48,95],"I/O":[49,60,108,139],"pins":[50],"via":[51],"standard":[52],"scan,":[54],"without":[55],"modifying":[56],"or":[57],"contacting":[58],"the":[59,69,86,90,96],"circuitry.":[61],"Process-insensitive,":[62],"RTL-synthesized":[63],"circuitry":[65],"is":[66],"added":[67],"outside":[68],"TAP":[70],"controller.":[71],"It":[72],"uses":[73],"system":[75],"clock":[76,80],"an":[78],"asynchronous":[79],"generated":[81],"by":[82],"PLL":[84],"in":[85],"IC":[87,154],"control":[89],"update":[91],"capture":[93],"timing":[94],"scan":[98],"cells.":[99],"Silicon":[100],"results":[101],"show":[102],"with":[104,113],"typical":[106],"PLL,":[107],"delays":[109],"can":[110,125],"be":[111,126],"measured":[112],"adjustable":[114],"precision":[115],"ranging":[116],"from":[117],"5":[118],"ns":[119],"50":[121],"ps,":[122],"measurements":[124],"compared":[127],"per-pin":[129],"limits":[131],"on-chip.":[132],"permits":[134],"automated":[135],"generation":[137],"pin":[140],"(and":[142],"DC)":[143],"parameters,":[144],"any":[146],"connected":[147],"board-level":[148],"components,":[149],"more":[152],"multi-site":[153],"testing.":[155]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}