{"id":"https://openalex.org/W2013421556","doi":"https://doi.org/10.1109/test.2009.5355904","title":"Portable simulation/emulation stimulus on an industrial-strength SoC","display_name":"Portable simulation/emulation stimulus on an industrial-strength SoC","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2013421556","doi":"https://doi.org/10.1109/test.2009.5355904","mag":"2013421556"},"language":"en","primary_location":{"id":"doi:10.1109/test.2009.5355904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355904","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089115144","display_name":"Francisco Torres","orcid":"https://orcid.org/0000-0003-0389-7856"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Francisco Torres","raw_affiliation_strings":["Freescale Semiconductor, Inc., Taiwan","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109124714","display_name":"Rohit Srivastava","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rohit Srivastava","raw_affiliation_strings":["Freescale Semiconductor, Inc., Taiwan","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063379877","display_name":"Javier Soza Ruiz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Javier Ruiz","raw_affiliation_strings":["Freescale Semiconductor, Inc., Taiwan","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100682308","display_name":"Charles H.\u2010P. Wen","orcid":"https://orcid.org/0000-0003-4623-9941"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"H.-P. Wen","raw_affiliation_strings":["Department of Electrical Engineering, Chiao Tung University, Taiwan","Dept. of Electrical Engg, Chiao Tung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electrical Engg, Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007065352","display_name":"Mrinal Bose","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mrinal Bose","raw_affiliation_strings":["Freescale Semiconductor, Inc., Taiwan","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108510816","display_name":"Jayanta Bhadra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jayanta Bhadra","raw_affiliation_strings":["Freescale Semiconductor, Inc., Taiwan","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9628446102142334},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7806979417800903},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6803035140037537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6563782691955566},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6353899240493774},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5092069506645203},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48911911249160767},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.42672258615493774},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40308237075805664},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.32575780153274536},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32242637872695923},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1844330132007599},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1633678674697876}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9628446102142334},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7806979417800903},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6803035140037537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6563782691955566},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6353899240493774},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5092069506645203},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48911911249160767},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.42672258615493774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40308237075805664},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.32575780153274536},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32242637872695923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1844330132007599},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1633678674697876},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2009.5355904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355904","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2124135152"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016","https://openalex.org/W2129151116","https://openalex.org/W2013421556"],"abstract_inverted_index":{"Reuse":[0],"of":[1,30],"system-on-chip":[2],"(SoC)":[3],"verification":[4,21],"stimuli":[5,36],"across":[6],"various":[7],"design":[8],"models":[9],"is":[10],"a":[11,31,54,64],"challenging":[12],"problem.":[13],"However,":[14],"if":[15],"used":[16],"effectively,":[17],"it":[18],"significantly":[19],"reduces":[20],"time":[22],"and":[23,46],"quickly":[24],"increases":[25],"confidence":[26],"in":[27],"the":[28,68,71],"robustness":[29],"design.":[32],"We":[33],"use":[34],"pseudo-random":[35],"to":[37],"drive":[38],"tests":[39],"on":[40,49,53,67],"an":[41],"SoC":[42,61],"using":[43],"simulation":[44],"BFMs":[45],"reuse":[47],"them":[48],"emulation-BFMs.":[50],"Initial":[51],"results":[52],"Power":[55],"Architecture":[56],"<sup":[57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00bf</sup>":[59],"Technology-based":[60],"demonstrate":[62],"about":[63],"100x":[65],"speedup":[66],"emulator":[69],"vis-a\u00bf-vis":[70],"simulator.":[72]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}