{"id":"https://openalex.org/W2127512823","doi":"https://doi.org/10.1109/test.2009.5355667","title":"Intel&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; IBIST, the full vision realized","display_name":"Intel&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; IBIST, the full vision realized","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2127512823","doi":"https://doi.org/10.1109/test.2009.5355667","mag":"2127512823"},"language":"en","primary_location":{"id":"doi:10.1109/test.2009.5355667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034221559","display_name":"Jay Nejedlo","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jay Nejedlo","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corp., 2111 NE 25th Ave, Hillsboro, OR 97124 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., 2111 NE 25th Ave, Hillsboro, OR 97124 USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038426107","display_name":"Rahul Khanna","orcid":"https://orcid.org/0000-0001-8101-4655"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Khanna","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corp., 2111 NE 25th Ave, Hillsboro, OR 97124 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., 2111 NE 25th Ave, Hillsboro, OR 97124 USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0723,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.78945874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9760000109672546,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9574999809265137,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7609437704086304},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6999136209487915},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5230606198310852},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4981257915496826},{"id":"https://openalex.org/keywords/serviceability","display_name":"Serviceability (structure)","score":0.4850024878978729},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48392730951309204},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45739468932151794},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4278848171234131},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41473934054374695},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34384244680404663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20299699902534485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15340158343315125}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7609437704086304},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6999136209487915},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5230606198310852},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4981257915496826},{"id":"https://openalex.org/C110245778","wikidata":"https://www.wikidata.org/wiki/Q2169658","display_name":"Serviceability (structure)","level":2,"score":0.4850024878978729},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48392730951309204},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45739468932151794},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4278848171234131},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41473934054374695},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34384244680404663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20299699902534485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15340158343315125},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2009.5355667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1480069119","https://openalex.org/W1504042780","https://openalex.org/W1575728663","https://openalex.org/W2134682525","https://openalex.org/W2136272218","https://openalex.org/W2150153665","https://openalex.org/W2153953399","https://openalex.org/W2167468385","https://openalex.org/W4242674290","https://openalex.org/W6630262532"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W2550108858","https://openalex.org/W4247993032","https://openalex.org/W2120424507","https://openalex.org/W1781968824","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W1963867998","https://openalex.org/W3002622661","https://openalex.org/W2058198174"],"abstract_inverted_index":{"Third":[0],"generation":[1],"Intel":[2,54],"<sup":[3],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[4],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[5],"IBIST":[6,57,66,146],"(IBIST)":[7],"is":[8,67,92],"the":[9,70,74,86,113,131,140,150],"first":[10],"full":[11],"featured":[12],"edition":[13],"of":[14,73,118,124,130],"what":[15],"was":[16,23,49],"originally":[17],"envisioned":[18],"in":[19,51,95],"1999.":[20],"The":[21,56,122],"objective":[22],"to":[24,108],"create":[25],"a":[26,43,61,83,116],"standard":[27,62],"infrastructure":[28],"for":[29],"validating,":[30],"debugging,":[31],"and":[32,91,98,149],"testing":[33,143],"high":[34,99],"speed":[35],"IOs":[36],"(Input/Output)":[37],"which":[38,133],"could":[39],"be":[40],"supported":[41],"by":[42,155],"common":[44],"software":[45],"toolset.":[46],"This":[47],"vision":[48],"realized":[50],"2009":[52],"on":[53,115],"products.":[55],"methodology":[58],"has":[59],"become":[60],"at":[63],"Intel.":[64],"Today,":[65],"utilized":[68,94],"from":[69,139],"very":[71],"beginning":[72],"product":[75,88],"verification":[76],"including":[77],"initial":[78],"power-on":[79],"silicon":[80],"debug.":[81],"It":[82],"staple":[84],"throughout":[85],"back-end":[87],"validation":[89,97],"process":[90],"also":[93],"end-customer":[96],"volume":[100],"testing.":[101],"Intel's":[102],"platform":[103],"reliability,":[104],"availability,":[105],"serviceability(collectively":[106],"referred":[107],"as":[109,120],"RAS)":[110],"architecture":[111],"exploits":[112],"technology":[114],"number":[117],"fronts":[119],"well.":[121],"content":[123],"this":[125,135,156],"paper":[126],"includes":[127],"an":[128,145],"overview":[129],"problems":[132],"mandated":[134],"paradigm":[136],"shift":[137],"away":[138],"historical":[141],"IO":[142],"methodologies,":[144],"architectural":[147],"overview,":[148],"key":[151],"application":[152],"spaces":[153],"addressed":[154],"technology.":[157]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}