{"id":"https://openalex.org/W2161156282","doi":"https://doi.org/10.1109/test.2009.5355655","title":"Using transition test to understand timing behavior of logic circuits on UltraSPARC<sup>TM</sup> T2 family","display_name":"Using transition test to understand timing behavior of logic circuits on UltraSPARC<sup>TM</sup> T2 family","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2161156282","doi":"https://doi.org/10.1109/test.2009.5355655","mag":"2161156282"},"language":"en","primary_location":{"id":"doi:10.1109/test.2009.5355655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027163482","display_name":"Liang-Chi Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liang-Chi Chen","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008202539","display_name":"Paul Dickinson","orcid":"https://orcid.org/0000-0002-8528-4705"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Paul Dickinson","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074482626","display_name":"Peter Dahlgren","orcid":"https://orcid.org/0000-0002-3509-3329"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Dahlgren","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101573181","display_name":"Scott Davidson","orcid":"https://orcid.org/0000-0002-9390-6084"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Davidson","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000996996","display_name":"O. Caty","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Olivier Caty","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006637591","display_name":"Kevin Wu","orcid":"https://orcid.org/0009-0009-0452-2192"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kevin Wu","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1447,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88484103,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5794038772583008},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5508267879486084},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5387391448020935},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47151291370391846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43345633149147034},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34521952271461487},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28062814474105835},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24957171082496643},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21622219681739807},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1763862669467926}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5794038772583008},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5508267879486084},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5387391448020935},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47151291370391846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43345633149147034},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34521952271461487},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28062814474105835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24957171082496643},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21622219681739807},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1763862669467926},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2009.5355655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1512404515","https://openalex.org/W1602246651","https://openalex.org/W1915537987","https://openalex.org/W1977123866","https://openalex.org/W1981303856","https://openalex.org/W2005027393","https://openalex.org/W2031235329","https://openalex.org/W2099555625","https://openalex.org/W2102127226","https://openalex.org/W2105809177","https://openalex.org/W2115296652","https://openalex.org/W2118138621","https://openalex.org/W2141193558","https://openalex.org/W2142409304","https://openalex.org/W2143192260","https://openalex.org/W2149602237","https://openalex.org/W2167253897","https://openalex.org/W2888938350","https://openalex.org/W4250066186","https://openalex.org/W6651620725","https://openalex.org/W6681196021"],"related_works":["https://openalex.org/W2317123011","https://openalex.org/W2036193034","https://openalex.org/W2037330166","https://openalex.org/W1995066794","https://openalex.org/W2090256089","https://openalex.org/W2955624276","https://openalex.org/W916489235","https://openalex.org/W1573459484","https://openalex.org/W2149174554","https://openalex.org/W4241196849"],"abstract_inverted_index":{"Delay":[0],"test":[1,20,56,84,108],"is":[2,40],"crucial":[3],"for":[4,80],"finding":[5,29,64,89],"slow":[6,9,30,70,130],"paths":[7],"and":[8,14,72,99,119],"ICs,":[10],"both":[11],"during":[12,15],"bringup":[13],"speed":[16,81],"binning.":[17,82],"Path":[18],"delay":[19,55,90],"has":[21],"traditionally":[22],"been":[23],"considered":[24],"to":[25,93,109,124],"be":[26],"superior":[27],"in":[28,63],"paths.":[31,131],"This":[32],"paper":[33],"describes":[34],"our":[35],"experiments":[36],"indicating":[37],"that":[38,53],"this":[39],"not":[41],"always":[42],"the":[43,46,65,69,94,111,126],"case.":[44],"For":[45],"UltraSPARC":[47],"T2":[48],"microprocessor":[49],"series":[50],"we":[51,120],"found":[52],"transition":[54,107],"often":[57],"ran":[58],"slower,":[59],"was":[60],"more":[61],"effective":[62],"root":[66],"cause":[67],"of":[68,96,116,128],"path,":[71],"correlated":[73],"well":[74],"with":[75],"functional":[76],"diags":[77],"also":[78,121],"used":[79,106,122],"Transition":[83],"does":[85],"a":[86],"better":[87],"job":[88],"issues":[91],"related":[92],"impact":[95,112],"simultaneous":[97],"switching":[98],"coupling":[100],"noise":[101],"on":[102,113],"chip":[103,114],"speed.":[104],"We":[105],"measure":[110],"timing":[115],"voltage,":[117],"temperature,":[118],"it":[123],"confirm":[125],"results":[127],"improving":[129]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}