{"id":"https://openalex.org/W2153209196","doi":"https://doi.org/10.1109/test.2009.5355650","title":"AutoRex: An automated post-silicon clock tuning tool","display_name":"AutoRex: An automated post-silicon clock tuning tool","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2153209196","doi":"https://doi.org/10.1109/test.2009.5355650","mag":"2153209196"},"language":"en","primary_location":{"id":"doi:10.1109/test.2009.5355650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057651832","display_name":"Desta Tadesse","orcid":null},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Tadesse","raw_affiliation_strings":["Division of Engineering, Brown University, Providence, RI, USA"],"affiliations":[{"raw_affiliation_string":"Division of Engineering, Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033285225","display_name":"J. Grodstein","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Grodstein","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. I. Bahar","raw_affiliation_strings":["Division of Engineering, Brown University, Providence, RI, USA"],"affiliations":[{"raw_affiliation_string":"Division of Engineering, Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057651832"],"corresponding_institution_ids":["https://openalex.org/I27804330"],"apc_list":null,"apc_paid":null,"fwci":2.0935,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.88048279,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6952321529388428},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6564524173736572},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6390867233276367},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6265313029289246},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4935258626937866},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4788106083869934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43832072615623474},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3983824551105499},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3812616467475891},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3538711667060852},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.34977108240127563},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23496660590171814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13159233331680298},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08111831545829773}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6952321529388428},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6564524173736572},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6390867233276367},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6265313029289246},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4935258626937866},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4788106083869934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43832072615623474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3983824551105499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3812616467475891},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3538711667060852},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.34977108240127563},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23496660590171814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13159233331680298},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08111831545829773},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2009.5355650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W92576581","https://openalex.org/W1485955567","https://openalex.org/W1519254088","https://openalex.org/W1558331362","https://openalex.org/W1561147151","https://openalex.org/W1568333198","https://openalex.org/W1807554065","https://openalex.org/W2011778848","https://openalex.org/W2022846948","https://openalex.org/W2030670832","https://openalex.org/W2110797528","https://openalex.org/W2111971510","https://openalex.org/W2119986070","https://openalex.org/W2133218998","https://openalex.org/W2134266413","https://openalex.org/W2141425839","https://openalex.org/W2167480374","https://openalex.org/W3141795114","https://openalex.org/W3150466398","https://openalex.org/W4253178675","https://openalex.org/W6603841182","https://openalex.org/W6628916276","https://openalex.org/W6684236933"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W2116514610","https://openalex.org/W4230501858","https://openalex.org/W2083529740","https://openalex.org/W2139108643","https://openalex.org/W2141173693","https://openalex.org/W4321517886","https://openalex.org/W4253421865","https://openalex.org/W2111880608","https://openalex.org/W2111971510"],"abstract_inverted_index":{"Post-silicon":[0],"clock-tuning":[1,36,156],"is":[2,23,101,199],"a":[3,18,33,125,149,165,184,216],"technique":[4],"used":[5],"as":[6,55,201,203],"part":[7,56],"of":[8,17,49,57,67,86,95,196,209],"speed-debug":[9],"efforts":[10],"to":[11,29,47,97,116,182,215],"increase":[12],"the":[13,58,64,92,98,109,193,197,206],"allowable":[14],"clock":[15,132,194],"frequency":[16,133,195,220],"chip.":[19],"These":[20],"days,":[21],"it":[22],"not":[24,74,138],"uncommon":[25],"for":[26,134,141,187],"high-end":[27],"microprocessors":[28],"have":[30,117],"cores":[31],"containing":[32],"few":[34],"thousand":[35],"elements":[37],"(i.e.,":[38],"variable-delay":[39],"buffers).":[40],"Each":[41],"such":[42,191],"buffer":[43,189],"can":[44,79],"be":[45,139],"assigned":[46],"one":[48],"several":[50],"possible":[51,93,204],"discrete":[52],"delay":[53,99,188],"values,":[54],"post-silicon":[59],"speed":[60,77],"debugging":[61],"process.":[62],"With":[63,84],"proper":[65],"mix":[66],"assignments,":[68],"many":[69],"chips":[70,136],"that":[71,129,154,192],"initially":[72],"could":[73],"meet":[75],"targeted":[76],"requirements,":[78],"now":[80],"run":[81],"within":[82],"specification.":[83],"thousands":[85],"tunable":[87],"buffers":[88],"available":[89],"on":[90],"chip,":[91],"combination":[94],"assignments":[96,157,190],"values":[100],"quite":[102],"large.":[103],"In":[104,144],"addition,":[105],"process":[106,170],"variation":[107],"causes":[108],"same":[110],"design,":[111],"once":[112],"fabricated":[113],"into":[114],"silicon,":[115],"different":[118,122],"critical":[119],"paths":[120],"across":[121,168],"chips.":[123,143,210],"Thus":[124],"specific":[126],"buffer-delay":[127],"assignment":[128],"most":[130],"improves":[131],"some":[135],"may":[137],"optimal":[140],"all":[142],"this":[145,174],"paper,":[146],"we":[147,151],"propose":[148],"tool":[150],"call":[152],"AutoRex,":[153],"produces":[155],"automatically.":[158],"AutoRex":[159],"operates":[160],"by":[161],"taking":[162],"data":[163,175],"from":[164],"volume":[166],"experiment":[167],"multiple":[169],"corners":[171],"and":[172],"analyzes":[173],"using":[176,221],"satisfiability":[177],"modulo":[178],"theory":[179],"(SMT)":[180],"solvers":[181],"create":[183],"single":[185],"\u00bfrecipe\u00bf":[186],"chip":[198],"improved":[200],"much":[202],"over":[205],"entire":[207],"sample":[208],"Our":[211],"results":[212],"show":[213],"up":[214],"9%":[217],"improvement":[218],"in":[219],"AutoRex.":[222]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}