{"id":"https://openalex.org/W2164745369","doi":"https://doi.org/10.1109/test.2009.5355536","title":"A comprehensive TCAM test scheme: An optimized test algorithm considering physical layout and combining scan test with at-speed BIST design","display_name":"A comprehensive TCAM test scheme: An optimized test algorithm considering physical layout and combining scan test with at-speed BIST design","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2164745369","doi":"https://doi.org/10.1109/test.2009.5355536","mag":"2164745369"},"language":"en","primary_location":{"id":"doi:10.1109/test.2009.5355536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070218257","display_name":"Hsiang-Huang Wu","orcid":"https://orcid.org/0000-0002-8982-0536"},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiang-Huang Wu","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Realtek Semiconductor Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Realtek Semiconductor Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086374528","display_name":"Jih-Nung Lee","orcid":"https://orcid.org/0000-0003-4805-4350"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jih-Nung Lee","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062498215","display_name":"Ming-Cheng Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ming-Cheng Chiang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041245063","display_name":"Po-Wei Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Po-Wei Liu","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102066701","display_name":"Chi-Feng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chi-Feng Wu","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8043,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76031416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2006","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.7207689881324768},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7096506953239441},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6712380647659302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6389706134796143},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6167593002319336},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5542294383049011},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5104362368583679},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4961129128932953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3486529588699341},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3444828689098358},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3226441740989685},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2712256908416748},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21063941717147827},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16369113326072693},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0900697112083435}],"concepts":[{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.7207689881324768},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7096506953239441},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6712380647659302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6389706134796143},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6167593002319336},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5542294383049011},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5104362368583679},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4961129128932953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3486529588699341},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3444828689098358},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3226441740989685},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2712256908416748},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21063941717147827},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16369113326072693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0900697112083435},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2009.5355536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2009.5355536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1527923854","https://openalex.org/W1539098685","https://openalex.org/W1589566653","https://openalex.org/W1907736196","https://openalex.org/W2045354801","https://openalex.org/W2078063367","https://openalex.org/W2096164234","https://openalex.org/W2106935654","https://openalex.org/W2112449819","https://openalex.org/W2113399863","https://openalex.org/W2127121528","https://openalex.org/W2131517804","https://openalex.org/W2149707809","https://openalex.org/W2152959934","https://openalex.org/W2154611161","https://openalex.org/W2157571503","https://openalex.org/W2163518473","https://openalex.org/W2164561613","https://openalex.org/W2166634148","https://openalex.org/W2170642837","https://openalex.org/W6683403585","https://openalex.org/W6684400487","https://openalex.org/W6684911651","https://openalex.org/W6685163554"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W2154529098","https://openalex.org/W3088373974","https://openalex.org/W2149211345","https://openalex.org/W2624668974","https://openalex.org/W2146381271","https://openalex.org/W2806771822","https://openalex.org/W2137475190","https://openalex.org/W4230966676"],"abstract_inverted_index":{"Considering":[0],"the":[1,25],"physical":[2],"layout,":[3],"a":[4],"comprehensive":[5],"TCAM":[6,10,15],"test":[7,11,13,18,27,33],"scheme":[8],"divides":[9],"into":[12],"for":[14,19],"core":[16],"and":[17],"peripheral":[20],"circuit.":[21],"Besides,":[22],"it":[23],"schedules":[24],"existing":[26],"algorithms":[28],"to":[29],"develop":[30],"an":[31],"optimized":[32],"algorithm.":[34]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}