{"id":"https://openalex.org/W1987796338","doi":"https://doi.org/10.1109/test.2008.4700703","title":"FPGA Time Measurement Module: Preliminary Results","display_name":"FPGA Time Measurement Module: Preliminary Results","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W1987796338","doi":"https://doi.org/10.1109/test.2008.4700703","mag":"1987796338"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064135309","display_name":"William Bowhers","orcid":null},"institutions":[{"id":"https://openalex.org/I4058158","display_name":"Merrimack College","ror":"https://ror.org/00bqy3h17","country_code":"US","type":"education","lineage":["https://openalex.org/I4058158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"W.J. Bowhers","raw_affiliation_strings":["Merrimack College, North Andover, MA, USA","Merrimack Coll., Andover, MA"],"affiliations":[{"raw_affiliation_string":"Merrimack College, North Andover, MA, USA","institution_ids":["https://openalex.org/I4058158"]},{"raw_affiliation_string":"Merrimack Coll., Andover, MA","institution_ids":["https://openalex.org/I4058158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064135309"],"corresponding_institution_ids":["https://openalex.org/I4058158"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06225061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12300","display_name":"Advanced Electrical Measurement Techniques","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8949694037437439},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8447434902191162},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7123623490333557},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.693631649017334},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.4990675449371338},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4620577096939087},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.460498571395874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42638736963272095},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3483649492263794},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08384442329406738},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08209154009819031}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8949694037437439},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8447434902191162},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7123623490333557},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.693631649017334},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.4990675449371338},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4620577096939087},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.460498571395874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42638736963272095},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3483649492263794},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08384442329406738},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08209154009819031}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2126008551"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699"],"abstract_inverted_index":{"Architecture":[0],"and":[1],"implementation":[2],"for":[3],"an":[4],"FPGA-based":[5],"time":[6,45],"measurement":[7],"unit":[8],"is":[9],"presented.":[10],"The":[11],"current":[12],"status":[13],"of":[14,30,42],"this":[15],"work":[16],"-":[17,38],"200ps":[18],"LSB":[19],"resolution,":[20],"less":[21],"than":[22],"1":[23],"ns":[24],"peak-to-peak":[25],"jitter":[26],"on":[27],"a":[28],"collection":[29],"100":[31],"asynchronous":[32],"measurements":[33,46],"utilizing":[34],"500":[35],"FPGA":[36],"slices":[37],"suggests":[39],"the":[40],"possibility":[41],"low-cost,":[43],"parallel,":[44],"embedded":[47],"into":[48],"existing":[49],"analog":[50],"instrumentation.":[51]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}