{"id":"https://openalex.org/W2118830305","doi":"https://doi.org/10.1109/test.2008.4700697","title":"Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?","display_name":"Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2118830305","doi":"https://doi.org/10.1109/test.2008.4700697","mag":"2118830305"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103099793","display_name":"Lin Huang","orcid":"https://orcid.org/0009-0005-2632-9511"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lin Huang","raw_affiliation_strings":["CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","Dept of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","Dept of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103099793"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.6932,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.763244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8200369477272034},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.68821120262146},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.567619264125824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5505270957946777},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5184423923492432},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4713658392429352},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4646218717098236},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.46376940608024597},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4477899372577667},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.4451274275779724},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4444124102592468},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25629082322120667},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07750892639160156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0528033971786499}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8200369477272034},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.68821120262146},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.567619264125824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5505270957946777},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5184423923492432},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4713658392429352},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4646218717098236},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.46376940608024597},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4477899372577667},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.4451274275779724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4444124102592468},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25629082322120667},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07750892639160156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0528033971786499},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1504012507","https://openalex.org/W2148280402","https://openalex.org/W2161811418","https://openalex.org/W6630018210"],"related_works":["https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2122754719","https://openalex.org/W2139513292","https://openalex.org/W1982569681","https://openalex.org/W1874778078","https://openalex.org/W2005858638","https://openalex.org/W2068588503","https://openalex.org/W2536854812","https://openalex.org/W2010802050"],"abstract_inverted_index":{"This":[0],"work":[1],"argues":[2],"to":[3,40,54],"reduce":[4],"the":[5,21,29,42,46,56,59],"production":[6],"cost":[7,32,44],"of":[8,45,58],"homogeneous":[9],"SoCs":[10],"by":[11],"introducing":[12],"dedicated":[13],"test":[14,31],"cost-driven":[15],"redundant":[16],"cores.":[17,48],"By":[18],"doing":[19],"so,":[20],"fault":[22],"coverage":[23],"for":[24],"each":[25],"core":[26],"and":[27],"hence":[28],"SoC":[30],"can":[33],"be":[34],"dramatically":[35],"reduced,":[36],"which":[37],"is":[38,52],"able":[39],"compensate":[41],"manufacturing":[43],"extra":[47],"A":[49],"case":[50],"study":[51],"presented":[53],"demonstrate":[55],"effectiveness":[57],"proposed":[60],"scheme.":[61]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}