{"id":"https://openalex.org/W2072095345","doi":"https://doi.org/10.1109/test.2008.4700695","title":"Diagnosis of Logic-to-chain Bridging Faults","display_name":"Diagnosis of Logic-to-chain Bridging Faults","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2072095345","doi":"https://doi.org/10.1109/test.2008.4700695","mag":"2072095345"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058384431","display_name":"Wei-Chih Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Chih Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University","Dept. of Electr. Eng., National Taiwan Univ"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Taiwan Univ","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042924295","display_name":"Wei-Lin Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Lin Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University","Dept. of Electr. Eng., National Taiwan Univ"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Taiwan Univ","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109970386","display_name":"Hsiu-Ting Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiu-Ting Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University","Dept. of Electr. Eng., National Taiwan Univ"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Taiwan Univ","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085224172","display_name":"J.C.-M. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"J.C.-M. Li","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University","Dept. of Electr. Eng., National Taiwan Univ"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Taiwan Univ","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058384431"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72416849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.9730017185211182},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6972541213035583},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6934948563575745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6180517077445984},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.594917893409729},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.537905752658844},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4540073573589325},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3906964957714081},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.09477132558822632}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.9730017185211182},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6972541213035583},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6934948563575745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6180517077445984},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.594917893409729},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.537905752658844},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4540073573589325},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3906964957714081},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.09477132558822632},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2752479413","https://openalex.org/W2169619406","https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2072095345","https://openalex.org/W2131499522","https://openalex.org/W2110968362","https://openalex.org/W2057961029","https://openalex.org/W4238178324","https://openalex.org/W2149924310"],"abstract_inverted_index":{"We":[0],"propose":[1],"five":[2],"logic-to-chain":[3,26,52,84],"bridging":[4,27,53,58,67,85,95],"fault":[5],"models,":[6],"which":[7],"involve":[8],"one":[9],"net":[10,18,68],"in":[11,19],"the":[12,16,20,35,71,82,110],"combinational":[13],"logic":[14],"and":[15],"other":[17],"scan":[21,37],"chain.":[22],"Test":[23],"results":[24,74],"of":[25,93],"faults,":[28],"unlike":[29],"any":[30],"existing":[31],"fault,":[32],"depend":[33],"on":[34,75,81,109],"previous":[36],"inputs":[38],"as":[39,41],"well":[40],"primary":[42],"inputs.":[43],"An":[44],"accurate":[45],"diagnosis":[46],"technique":[47,98],"is":[48,62,99],"presented":[49],"to":[50,64],"locate":[51],"faults.":[54],"In":[55],"addition,":[56],"a":[57],"pair":[59],"extraction":[60],"algorithm":[61],"proposed":[63],"quickly":[65],"extract":[66],"pairs":[69],"from":[70],"layout.":[72],"Experimental":[73],"ISCAS":[76],"benchmark":[77],"circuits":[78],"show":[79],"that,":[80],"average,":[83],"faults":[86],"can":[87],"be":[88],"diagnosed":[89],"within":[90],"an":[91],"accuracy":[92],"three":[94],"pairs.":[96],"The":[97],"still":[100],"applicable":[101],"when":[102],"only":[103],"ten":[104],"failing":[105],"patterns":[106],"are":[107],"recorded":[108],"tester.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}