{"id":"https://openalex.org/W2150668377","doi":"https://doi.org/10.1109/test.2008.4700690","title":"Hardware Overhead Reduction for Memory BIST","display_name":"Hardware Overhead Reduction for Memory BIST","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2150668377","doi":"https://doi.org/10.1109/test.2008.4700690","mag":"2150668377"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033483661","display_name":"Masayuki Arai","orcid":"https://orcid.org/0000-0002-4636-6310"},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Arai","raw_affiliation_strings":["Tokyo Metropolitan University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Metropolitan University, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058510778","display_name":"Kei Iwasaki","orcid":"https://orcid.org/0000-0002-5235-536X"},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Iwasaki","raw_affiliation_strings":["Tokyo Metropolitan University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Metropolitan University, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020353889","display_name":"M. Nakao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Nakao","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071670124","display_name":"I. Suzuki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Suzuki","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033483661"],"corresponding_institution_ids":["https://openalex.org/I69740276"],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7090215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.8292216062545776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7315795421600342},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6526077389717102},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6384661793708801},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5487604141235352},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.4950779974460602},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4893209636211395},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4882409870624542},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4540584087371826},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44618457555770874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16567444801330566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11133277416229248}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.8292216062545776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7315795421600342},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6526077389717102},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6384661793708801},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5487604141235352},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.4950779974460602},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4893209636211395},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4882409870624542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4540584087371826},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44618457555770874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16567444801330566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11133277416229248},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2122979515","https://openalex.org/W2128510599","https://openalex.org/W3145297239","https://openalex.org/W6678212036"],"related_works":["https://openalex.org/W2357124094","https://openalex.org/W2387399993","https://openalex.org/W2034349229","https://openalex.org/W2389739210","https://openalex.org/W2348924972","https://openalex.org/W2365736347","https://openalex.org/W2047454415","https://openalex.org/W2070040999","https://openalex.org/W2387293848","https://openalex.org/W2063473324"],"abstract_inverted_index":{"We":[0],"propose":[1],"encoder-based":[2],"comparator":[3],"architecture":[4,16],"to":[5,25],"reduce":[6,18],"hardware":[7,19],"overhead":[8,20],"of":[9],"MBIST.":[10],"Experimental":[11],"results":[12],"show":[13],"the":[14,23,26],"proposed":[15],"drastically":[17],"while":[21],"maintaining":[22],"adaptability":[24],"repair":[27],"analysis.":[28]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}