{"id":"https://openalex.org/W2086642836","doi":"https://doi.org/10.1109/test.2008.4700650","title":"Jitters in high performance microprocessors","display_name":"Jitters in high performance microprocessors","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2086642836","doi":"https://doi.org/10.1109/test.2008.4700650","mag":"2086642836"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"T.M. Mak","raw_affiliation_strings":["Intel Corporation","Intel Corporation. t.m.mak@intel.com"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corporation. t.m.mak@intel.com","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103281227"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.11600469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6542788743972778},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5699870586395264},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.564914345741272},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5273564457893372},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5110765695571899},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4917600452899933},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.48559778928756714},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.47295090556144714},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.46911126375198364},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4663696885108948},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.46392449736595154},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.43309757113456726},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4153575599193573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39127102494239807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3752431273460388},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2816230058670044},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.2520779073238373},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20832830667495728},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08000192046165466}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6542788743972778},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5699870586395264},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.564914345741272},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5273564457893372},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5110765695571899},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4917600452899933},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48559778928756714},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.47295090556144714},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.46911126375198364},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4663696885108948},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.46392449736595154},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.43309757113456726},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4153575599193573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39127102494239807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3752431273460388},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2816230058670044},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2520779073238373},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20832830667495728},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08000192046165466},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.41999998688697815,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W2062952706","https://openalex.org/W2096486545","https://openalex.org/W2105844603","https://openalex.org/W2109491806","https://openalex.org/W2112641403","https://openalex.org/W2115468286","https://openalex.org/W2117760489","https://openalex.org/W2123423290","https://openalex.org/W2124256021","https://openalex.org/W2124988456","https://openalex.org/W2133916137","https://openalex.org/W2134841353","https://openalex.org/W2135788011","https://openalex.org/W2143113709","https://openalex.org/W2145314233","https://openalex.org/W2145873744","https://openalex.org/W2152259598","https://openalex.org/W2152920311","https://openalex.org/W2154980653","https://openalex.org/W2173972090","https://openalex.org/W2490904451"],"related_works":["https://openalex.org/W2224788396","https://openalex.org/W2117541676","https://openalex.org/W2169622190","https://openalex.org/W2171851068","https://openalex.org/W2143420037","https://openalex.org/W2496244846","https://openalex.org/W2082030077","https://openalex.org/W2138890091","https://openalex.org/W2117814846","https://openalex.org/W849640194"],"abstract_inverted_index":{"High":[0],"performance":[1,146,199,224,237],"microprocessors":[2],"work":[3],"with":[4,39,147,197],"very":[5],"little":[6],"cycle":[7,117],"time,":[8,118],"usually":[9,29,35],"within":[10],"few":[11],"hundreds":[12],"of":[13,87,98,106,111,122,144,212,225,233],"picoseconds":[14],"nowadays.":[15],"Since":[16],"generating":[17],"and":[18,101,141,158,166,170,188,192,215,217,221,238],"routing":[19],"a":[20,40,46,120,161,173],"multiple":[21],"GHz":[22],"clock":[23,33,63,99,108,156,168,190,243],"system":[24],"on":[25,37,76,160,172,235],"the":[26,62,77,96,104,115,125,142,151,186,202,210,223,231,242],"motherboard":[27],"is":[28,34,50,95,135],"not":[30,51],"possible,":[31],"microprocessor":[32],"generated":[36],"chip":[38,174],"PLL.":[41],"While":[42,155],"this":[43,49],"has":[44],"been":[45,195,252],"great":[47,56,176],"advancement,":[48],"all":[52],"nirvana":[53],"yet.":[54],"As":[55],"as":[57],"an":[58,85],"on-chip":[59],"PLL":[60],"is,":[61],"still":[64],"have":[65,194,251],"to":[66,69,81,89,129,254],"be":[67,164],"distributed":[68],"every":[70],"state":[71],"elements":[72],"(i.e.":[73],"latches,":[74],"flops)":[75],"chip,":[78],"which":[79],"amounts":[80],"millions":[82],"spread":[83],"over":[84,150],"area":[86],"up":[88],"15":[90],"mm":[91],"square.":[92],"Realistically,":[93],"there":[94],"consideration":[97],"skew":[100],"also":[102,136,229,247],"inevitably":[103],"jittering":[105],"those":[107],"edges.":[109],"Both":[110],"these":[112,213,256],"cut":[113],"into":[114],"useful":[116],"forcing":[119],"reduction":[121],"performance.":[123],"Even":[124],"mighty":[126],"PLL,":[127],"due":[128],"its":[130],"analog":[131],"operation":[132],"in":[133],"nature,":[134],"affected":[137],"by":[138],"process":[139,148],"variations":[140],"worsening":[143],"transistor":[145,236],"scaling":[149,234],"last":[152,203],"40":[153],"years.":[154,205],"skews":[157,169,191,214],"jitters":[159,171,193,216],"board":[162],"can":[163],"monitored":[165],"analyzed":[167],"pose":[175],"difficulty.":[177],"We":[178,227,245],"cannot":[179,183],"improve":[180],"what":[181],"we":[182],"observe,":[184],"hence":[185],"observing":[187],"monitoring":[189],"synonymous":[196],"high":[198],"design":[200],"for":[201],"10":[204],"This":[206],"tutorial":[207],"will":[208,228,246],"present":[209,248],"sources":[211],"how":[218,239],"they":[219],"manifest":[220],"impact":[222],"microprocessors.":[226],"show":[230],"effect":[232],"it":[240],"impacts":[241],"system.":[244],"solutions":[249],"that":[250],"developed":[253],"overcome":[255],"hurdles.":[257]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}