{"id":"https://openalex.org/W2152477723","doi":"https://doi.org/10.1109/test.2008.4700643","title":"The Advantages of Limiting P1687 to a Restricted Subset","display_name":"The Advantages of Limiting P1687 to a Restricted Subset","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2152477723","doi":"https://doi.org/10.1109/test.2008.4700643","mag":"2152477723"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030132386","display_name":"J. Doege","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Doege","raw_affiliation_strings":["Advanced Micro Devices, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071000119","display_name":"Alfred L. Crouch","orcid":"https://orcid.org/0000-0001-5846-2417"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.L. Crouch","raw_affiliation_strings":["ASSET InterTech, Inc., Cedar Park, TX, USA"],"affiliations":[{"raw_affiliation_string":"ASSET InterTech, Inc., Cedar Park, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030132386"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":0.6932,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77524151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7446253299713135},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6229708194732666},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.618127167224884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5498433709144592},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5373375415802002},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4782542288303375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4511512815952301},{"id":"https://openalex.org/keywords/connection","display_name":"Connection (principal bundle)","score":0.44719645380973816},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.42888548970222473},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2679755687713623},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17827057838439941},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1464577317237854}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7446253299713135},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6229708194732666},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.618127167224884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5498433709144592},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5373375415802002},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4782542288303375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4511512815952301},{"id":"https://openalex.org/C13355873","wikidata":"https://www.wikidata.org/wiki/Q2920850","display_name":"Connection (principal bundle)","level":2,"score":0.44719645380973816},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.42888548970222473},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2679755687713623},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17827057838439941},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1464577317237854},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/17","score":0.46000000834465027,"display_name":"Partnerships for the goals"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W603405442","https://openalex.org/W2936804578"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756","https://openalex.org/W2890345561"],"abstract_inverted_index":{"Modern":[0],"semiconductor":[1],"designs":[2],"include":[3],"an":[4],"incredible":[5],"amount":[6],"of":[7,13,19,34,63,90,118],"embedded":[8,107],"logic":[9,36,97,108],"in":[10,30],"the":[11,38,47,59,82,114,120],"name":[12],"DFx":[14],"(which":[15],"is":[16,73],"largely":[17],"comprised":[18],"design-for-test,":[20],"design-for-debug,":[21],"and":[22,25,46,85,98,116,123],"design-for-yield":[23],"content":[24],"will":[26],"be":[27],"called":[28],"\"instruments\"":[29],"this":[31,35],"paper).":[32],"Most":[33],"has":[37],"IEEE":[39,68],"1149.1":[40,106],"(JTAG)":[41],"Test":[42],"Access":[43],"Port":[44],"(TAP)":[45],"JTAG":[48],"TAP":[49],"Controller":[50],"as":[51,61],"its":[52,64],"primary":[53],"access":[54,65],"mechanism":[55],"or,":[56],"if":[57],"not":[58],"primary,":[60],"one":[62],"mechanisms.":[66],"The":[67],"P1687":[69],"(IJTAG)":[70],"Working":[71],"Group":[72],"working":[74],"to":[75,79,126],"create":[76],"a":[77],"standard":[78],"deal":[80],"with":[81,95],"\"instrument\"":[83],"interfaces":[84,122],"optimal":[86],"connection":[87,109,124],"schemes.":[88,110,130],"Part":[89],"that":[91],"effort":[92],"includes":[93],"dealing":[94],"legacy":[96,129],"what":[99],"some":[100],"users":[101],"have":[102],"claimed":[103],"are":[104],"inefficient":[105],"This":[111],"paper":[112],"explores":[113],"advantages":[115],"efficiencies":[117],"restricting":[119],"instrument":[121],"scheme":[125],"exclude":[127],"most":[128]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}