{"id":"https://openalex.org/W2136852013","doi":"https://doi.org/10.1109/test.2008.4700641","title":"A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths","display_name":"A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2136852013","doi":"https://doi.org/10.1109/test.2008.4700641","mag":"2136852013"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034533550","display_name":"J. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Lee","raw_affiliation_strings":["ECE Department, University of Connecticut","ECE Department, University of Connecticut. jslee@engr.uconn.edu"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Department, University of Connecticut. jslee@engr.uconn.edu","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102766705","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0009-0006-8410-2347"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Tehranipoor","raw_affiliation_strings":["ECE Department, University of Connecticut","ECE Department, University of Connecticut. tehrani@engr.uconn.edu"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Department, University of Connecticut. tehrani@engr.uconn.edu","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034533550"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":2.4263,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.90043627,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.8290269374847412},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7638891935348511},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6494392156600952},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6297056674957275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48301467299461365},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4284687936306},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3729739189147949},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1904662549495697},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18886539340019226},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12410628795623779}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.8290269374847412},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7638891935348511},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6494392156600952},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6297056674957275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48301467299461365},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4284687936306},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3729739189147949},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1904662549495697},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18886539340019226},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12410628795623779},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2041179462","https://openalex.org/W2097811636","https://openalex.org/W2098706146","https://openalex.org/W2102075362","https://openalex.org/W2108103162","https://openalex.org/W2126854937","https://openalex.org/W2128102090","https://openalex.org/W2132747598","https://openalex.org/W2142568182","https://openalex.org/W2144573344","https://openalex.org/W2148932348","https://openalex.org/W2150153665","https://openalex.org/W2172236569","https://openalex.org/W6682055220"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2362904186","https://openalex.org/W2114232017","https://openalex.org/W1997308464","https://openalex.org/W2040679505","https://openalex.org/W1927636319"],"abstract_inverted_index":{"The":[0],"limitations":[1],"of":[2,46,87,114,122],"pattern":[3,62],"generation":[4,63],"tools":[5],"are":[6],"beginning":[7],"to":[8,126],"surface":[9],"as":[10,20],"parasitic":[11,67,85],"coupling":[12],"capacitance":[13],"in":[14,50,109],"high":[15],"speed":[16],"interconnects":[17],"only":[18],"worsens":[19],"the":[21,33,44,47,51,84,88,96,110,115,120,123,131],"industry":[22],"approaches":[23],"sub-50":[24],"nm":[25],"technologies.":[26],"This":[27,90],"can":[28],"create":[29],"a":[30,58],"gap":[31],"between":[32],"delay":[34,45],"experienced":[35],"on":[36,70,76,95],"critical":[37],"and":[38,43,107],"long":[39],"paths":[40,49,72],"during":[41],"test":[42,61],"same":[48],"field.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56],"propose":[57],"novel":[59],"structural":[60],"procedure":[64],"that":[65],"magnifies":[66],"crosstalk":[68,129],"effects":[69],"delay-sensitive":[71,133],"by":[73],"inducing":[74],"switching":[75],"nearby":[77],"nets":[78],"which":[79],"have":[80],"been":[81],"identified":[82],"using":[83],"information":[86],"layout.":[89],"will":[91],"ensure":[92],"timing":[93],"closure":[94],"targeted":[97,132],"path":[98],"is":[99],"still":[100],"met":[101],"while":[102],"also":[103],"minimizing":[104],"escape":[105],"ratio":[106],"improving":[108],"field":[111],"reliability.":[112],"Results":[113],"proposed":[116,124],"layout-aware":[117],"approach":[118],"demonstrate":[119],"ability":[121],"framework":[125],"significantly":[127],"increase":[128],"around":[130],"paths.":[134]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}