{"id":"https://openalex.org/W2098355397","doi":"https://doi.org/10.1109/test.2008.4700631","title":"Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs","display_name":"Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2098355397","doi":"https://doi.org/10.1109/test.2008.4700631","mag":"2098355397"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021955713","display_name":"Zaid Al-Ars","orcid":"https://orcid.org/0000-0001-7670-8572"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Z. Al-Ars","raw_affiliation_strings":["Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands","Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft"],"affiliations":[{"raw_affiliation_string":"Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"S. Hamdioui","raw_affiliation_strings":["Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands","Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft"],"affiliations":[{"raw_affiliation_string":"Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109858422","display_name":"A.J. van de Goor","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A.J. van de Goor","raw_affiliation_strings":["Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands","Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft"],"affiliations":[{"raw_affiliation_string":"Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010776182","display_name":"Georg Otto Mueller","orcid":"https://orcid.org/0000-0001-6048-1297"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Mueller","raw_affiliation_strings":["Department of Product Engineering, Qimonda AG, Neubiberg, Germany","Dept. of Product Eng., Aimonda AG, Neubiberg"],"affiliations":[{"raw_affiliation_string":"Department of Product Engineering, Qimonda AG, Neubiberg, Germany","institution_ids":[]},{"raw_affiliation_string":"Dept. of Product Eng., Aimonda AG, Neubiberg","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021955713"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":2.0722,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88093979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7499532103538513},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7079706788063049},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6419707536697388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6082141399383545},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5710771083831787},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5206400752067566},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5018963813781738},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4587145149707794},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4525928795337677},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4120793044567108},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31825441122055054},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3068839907646179},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2666212320327759},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2563386559486389},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17949333786964417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10871455073356628},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0775078535079956}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7499532103538513},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7079706788063049},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6419707536697388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6082141399383545},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5710771083831787},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5206400752067566},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5018963813781738},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4587145149707794},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4525928795337677},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4120793044567108},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31825441122055054},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3068839907646179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2666212320327759},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2563386559486389},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17949333786964417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10871455073356628},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0775078535079956},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2008.4700631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.157.5404","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.5404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1598_238_itc08f.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1581229801","https://openalex.org/W1990909083","https://openalex.org/W1992407638","https://openalex.org/W2039947128","https://openalex.org/W2060782736","https://openalex.org/W2067323993","https://openalex.org/W2078063367","https://openalex.org/W2096164234","https://openalex.org/W2097327696","https://openalex.org/W2117936236","https://openalex.org/W2122473626","https://openalex.org/W2130855950","https://openalex.org/W2152890548","https://openalex.org/W2159011817","https://openalex.org/W2165487727","https://openalex.org/W2169761045"],"related_works":["https://openalex.org/W2165816612","https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2620640398","https://openalex.org/W2147400189","https://openalex.org/W1600468096"],"abstract_inverted_index":{"Efficient":[0],"and":[1,26,51,80,82,86,123,128,152],"effective":[2],"methods":[3],"are":[4],"needed":[5],"to":[6,29,48,113,135,147],"generate":[7,30],"defect":[8,24,31,47,71],"oriented":[9,32],"tests":[10,33,97,105],"for":[11,22,34,149],"todays":[12],"VLSI":[13],"circuits.":[14],"This":[15],"paper":[16,58,140],"describes":[17],"an":[18],"industrial":[19,87],"case":[20],"study":[21],"using":[23],"injection":[25],"Spice":[27],"simulation":[28,76],"the":[35,43,61,65,75,95,99,119,124,131,137,154],"so-called":[36],"strap":[37],"defects":[38],"in":[39,90,156],"DRAMs,":[40],"taking":[41],"both":[42],"sensitivity":[44],"of":[45,64,111],"this":[46],"process":[49,121,150,158],"variations":[50,151],"bit":[52],"line":[53],"coupling":[54],"into":[55],"consideration.":[56],"The":[57,115,139],"discusses":[59,142],"all":[60],"different":[62],"stages":[63],"test":[66,78,84,108,136,144],"generation":[67,79],"process,":[68],"starting":[69],"with":[70,106],"modeling,":[72],"followed":[73],"by":[74],"methodology,":[77],"optimization,":[81],"finally":[83],"application":[85],"evaluation":[88],"performed":[89],"Qimonda.":[91],"Results":[92],"show":[93],"that":[94],"generated":[96],"have":[98],"same":[100],"coverage":[101],"as":[102,130],"previously":[103],"used":[104,146],"possible":[107],"time":[109],"reduction":[110],"up":[112],"59%.":[114],"analysis":[116],"also":[117,141],"identifies":[118],"slow":[120],"corner":[122],"data":[125],"backgrounds":[126],"11":[127],"01":[129],"most":[132],"stressful":[133],"combinations":[134],"strap.":[138],"a":[143],"method":[145],"account":[148],"detect":[153],"fault":[155],"any":[157],"corner.":[159]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}