{"id":"https://openalex.org/W2078659455","doi":"https://doi.org/10.1109/test.2008.4700618","title":"Testing Methodology of Embedded DRAMs","display_name":"Testing Methodology of Embedded DRAMs","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2078659455","doi":"https://doi.org/10.1109/test.2008.4700618","mag":"2078659455"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110254673","display_name":"Chun\u2010Ting Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"C.-M. Chang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"M.C.-T. Chao","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051484648","display_name":"Rei-Fu Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rei-Fu Huang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","Mediatek Inc., Hsinchu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Hsinchu","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081695447","display_name":"Ding-Yuan Chen","orcid":"https://orcid.org/0000-0003-0020-8859"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Yuan Chen","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan","Taiwan Semicond. Manuf. Co. Ltd., Hsinchu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"Taiwan Semicond. Manuf. Co. Ltd., Hsinchu","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3758,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.5085044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"v8","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9691363573074341},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8258593678474426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6531364321708679},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5739153623580933},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5716991424560547},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5587015748023987},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.42753326892852783},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.42709171772003174},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3048335313796997},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15529152750968933},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.14343923330307007},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.12242287397384644},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.0562116801738739}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9691363573074341},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8258593678474426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6531364321708679},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5739153623580933},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5716991424560547},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5587015748023987},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.42753326892852783},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.42709171772003174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3048335313796997},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15529152750968933},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.14343923330307007},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.12242287397384644},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0562116801738739},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1501897628","https://openalex.org/W1509465067","https://openalex.org/W1595937667","https://openalex.org/W1604482631","https://openalex.org/W1661368752","https://openalex.org/W2040381583","https://openalex.org/W2042350992","https://openalex.org/W2069406659","https://openalex.org/W2072772527","https://openalex.org/W2106935654","https://openalex.org/W2109356829","https://openalex.org/W2112794143","https://openalex.org/W2128563080","https://openalex.org/W2131862714","https://openalex.org/W2142661102","https://openalex.org/W2146707697","https://openalex.org/W2153397284","https://openalex.org/W2156748177","https://openalex.org/W2163231535","https://openalex.org/W2163518473","https://openalex.org/W2621117194"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4386903460","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W4382618825","https://openalex.org/W2582197177"],"abstract_inverted_index":{"The":[0,79],"embedded-DRAM":[1,16,39,62],"testing":[2,10,13],"mixes":[3],"up":[4],"the":[5,45,61,69,75],"techniques":[6],"used":[7],"for":[8,38],"DRAM":[9,19,92],"and":[11,73],"SRAM":[12,23],"since":[14],"an":[15,22,89],"core":[17],"combines":[18],"cells":[20],"with":[21,88],"interface":[24],"(the":[25],"so-called":[26],"1T-SRAM":[27],"architecture).":[28],"In":[29],"this":[30],"paper,":[31],"we":[32,58],"first":[33],"present":[34],"our":[35],"test":[36,60,71],"algorithm":[37],"testing.":[40],"A":[41],"theoretical":[42],"analysis":[43],"to":[44,67],"leakage":[46],"mechanisms":[47],"of":[48],"a":[49,64],"switch":[50],"transistor":[51],"is":[52],"also":[53],"provided,":[54],"based":[55,84],"on":[56,85],"that":[57],"can":[59],"at":[63],"higher":[65],"temperature":[66],"reduce":[68],"total":[70],"time":[72],"maintain":[74],"same":[76],"retention-fault":[77],"coverage.":[78],"experimental":[80],"results":[81],"are":[82],"collected":[83],"1-lot":[86],"wafers":[87],"16Mb":[90],"embedded":[91],"core.":[93]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}