{"id":"https://openalex.org/W2102048395","doi":"https://doi.org/10.1109/test.2008.4700617","title":"A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs","display_name":"A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2102048395","doi":"https://doi.org/10.1109/test.2008.4700617","mag":"2102048395"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109234824","display_name":"Tsu-Wei Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tsu-Wei Tseng","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Lab, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., Nat. Central Univ., Jhongli"],"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Lab, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Central Univ., Jhongli","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Lab, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., Nat. Central Univ., Jhongli"],"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Lab, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Central Univ., Jhongli","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109234824"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":3.8127,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.93642879,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7427700757980347},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.6991510987281799},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5357185006141663},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.5221755504608154},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5138928890228271},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5073081851005554},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5018737316131592},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.48853716254234314},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4769957363605499},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4052894413471222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3706090748310089},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.24008822441101074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13565689325332642},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11871981620788574}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7427700757980347},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.6991510987281799},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5357185006141663},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.5221755504608154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5138928890228271},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5073081851005554},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5018737316131592},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.48853716254234314},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4769957363605499},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4052894413471222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3706090748310089},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.24008822441101074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13565689325332642},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11871981620788574},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324262","display_name":"Birla Institute of Scientific Research","ror":"https://ror.org/0203yhg37"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1563309336","https://openalex.org/W1792362277","https://openalex.org/W1904762676","https://openalex.org/W1922918362","https://openalex.org/W1973508428","https://openalex.org/W1977765666","https://openalex.org/W2007874051","https://openalex.org/W2030989963","https://openalex.org/W2079486027","https://openalex.org/W2096314285","https://openalex.org/W2098987953","https://openalex.org/W2114930002","https://openalex.org/W2117531486","https://openalex.org/W2119482888","https://openalex.org/W2122979515","https://openalex.org/W2124479423","https://openalex.org/W2129780639","https://openalex.org/W2132635813","https://openalex.org/W2134822007","https://openalex.org/W2155640457","https://openalex.org/W2157130998","https://openalex.org/W2169087039","https://openalex.org/W2171372273","https://openalex.org/W4256298596","https://openalex.org/W6677486673","https://openalex.org/W6677639902","https://openalex.org/W6677993950","https://openalex.org/W6678212036"],"related_works":["https://openalex.org/W2096502566","https://openalex.org/W2433052208","https://openalex.org/W51919102","https://openalex.org/W2108140302","https://openalex.org/W1527836777","https://openalex.org/W2105657695","https://openalex.org/W2099176192","https://openalex.org/W1976242652","https://openalex.org/W2000140246","https://openalex.org/W2090728180"],"abstract_inverted_index":{"Embedded":[0],"memories":[1,42],"currently":[2],"constitute":[3],"a":[4,34,79,102],"significant":[5],"portion":[6],"of":[7,28,69,85,115],"the":[8,26,70,86,94,106],"chip":[9],"area":[10,116],"for":[11,24,39,82,126],"typical":[12],"system-on-chip":[13],"(SOC)":[14],"designs.":[15],"Built-in":[16],"self-repair":[17],"(BISR)":[18],"techniques":[19],"have":[20],"been":[21],"widely":[22],"used":[23,65],"enhancing":[25],"yield":[27],"embedded":[29],"memories.":[30],"This":[31],"paper":[32],"proposes":[33],"shared":[35,47,87],"parallel":[36,48,88,96,108],"BISR":[37,49,89,97,104,109],"scheme":[38,98,110],"random":[40],"access":[41],"(RAMs)":[43],"in":[44],"SOCs.":[45],"The":[46],"can":[50,111],"test":[51,73,122],"and":[52,74,123,133],"repair":[53,124],"multiple":[54],"RAMs":[55,71,129],"simultaneously.":[56],"A":[57],"global":[58],"time-multiplexed":[59],"built-in":[60],"redundancy":[61],"analyzer":[62],"(TM-BIRA)":[63],"is":[64],"to":[66],"allocate":[67],"redundancies":[68],"under":[72],"repair.":[75],"We":[76],"also":[77],"design":[78],"1500-compatible":[80],"wrapper":[81],"chip-level":[83],"control":[84],"circuits.":[90],"In":[91],"comparison":[92],"with":[93,130],"dedicated":[95],"(each":[99],"memory":[100],"has":[101],"self-contained":[103],"circuit),":[105],"proposed":[107],"achieve":[112],"20%":[113],"reduction":[114],"cost":[117],"by":[118],"paying":[119],"additional":[120],"0.005%":[121],"time":[125],"serving":[127],"5":[128],"spare":[131,134],"rows":[132],"columns.":[135]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}