{"id":"https://openalex.org/W2167069171","doi":"https://doi.org/10.1109/test.2008.4700613","title":"On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors","display_name":"On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2167069171","doi":"https://doi.org/10.1109/test.2008.4700613","mag":"2167069171"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079088715","display_name":"Naghmeh Karimi","orcid":"https://orcid.org/0000-0002-5825-6637"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"N. Karimi","raw_affiliation_strings":["ECE Department, University of Tehran"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043325974","display_name":"Michail Maniatakos","orcid":"https://orcid.org/0000-0001-6899-0651"},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Maniatakos","raw_affiliation_strings":["EE Department, Yale University"],"affiliations":[{"raw_affiliation_string":"EE Department, Yale University","institution_ids":["https://openalex.org/I32971472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036507220","display_name":"Abhijit Jas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Jas","raw_affiliation_strings":["Validation & Test Solutions, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Validation & Test Solutions, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Makris","raw_affiliation_strings":["EE & CS Departments, Yale University"],"affiliations":[{"raw_affiliation_string":"EE & CS Departments, Yale University","institution_ids":["https://openalex.org/I32971472"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079088715"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":3.9953,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.93854553,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7687240242958069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7465168833732605},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6507185101509094},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.554084300994873},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5463814735412598},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5373820662498474},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5004794597625732},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4977612793445587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.429923415184021},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37901920080184937},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3695274591445923},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32333463430404663},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25669294595718384},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15101397037506104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1475447118282318},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14705076813697815},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12791618704795837},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11252301931381226}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7687240242958069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7465168833732605},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6507185101509094},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.554084300994873},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5463814735412598},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5373820662498474},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5004794597625732},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4977612793445587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.429923415184021},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37901920080184937},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3695274591445923},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32333463430404663},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25669294595718384},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15101397037506104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1475447118282318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14705076813697815},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12791618704795837},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11252301931381226},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W562337180","https://openalex.org/W1500849457","https://openalex.org/W1569032152","https://openalex.org/W1897867350","https://openalex.org/W1976431848","https://openalex.org/W2052887509","https://openalex.org/W2089244748","https://openalex.org/W2096927458","https://openalex.org/W2097596884","https://openalex.org/W2098473740","https://openalex.org/W2098513789","https://openalex.org/W2104122494","https://openalex.org/W2107822077","https://openalex.org/W2113822034","https://openalex.org/W2121655299","https://openalex.org/W2122819799","https://openalex.org/W2144512449","https://openalex.org/W2151845324","https://openalex.org/W2155603569","https://openalex.org/W2155859962","https://openalex.org/W2156465872","https://openalex.org/W2166293939","https://openalex.org/W2971174528","https://openalex.org/W4235799760","https://openalex.org/W4244652158","https://openalex.org/W4248445118","https://openalex.org/W4249144718","https://openalex.org/W6634019501"],"related_works":["https://openalex.org/W2064238555","https://openalex.org/W2057598844","https://openalex.org/W1272593724","https://openalex.org/W127576089","https://openalex.org/W2094590132","https://openalex.org/W4225939432","https://openalex.org/W4226173285","https://openalex.org/W2072573989","https://openalex.org/W2137303605","https://openalex.org/W2124059002"],"abstract_inverted_index":{"We":[0],"investigate":[1],"the":[2,9,21,135],"correlation":[3],"between":[4],"register":[5],"transfer-level":[6],"faults":[7,38,70,120],"in":[8,33,122],"control":[10,123],"logic":[11,124],"of":[12,24,68,74,87,126,137],"a":[13,96,104],"modern":[14],"microprocessor":[15,128],"and":[16,36,55,71,78,85,132,141,146],"their":[17,42,88],"instruction-level":[18,92],"impact":[19],"on":[20,110],"execution":[22],"flow":[23],"typical":[25],"programs.":[26],"Such":[27],"information":[28],"can":[29],"prove":[30],"immensely":[31],"useful":[32],"accurately":[34],"assessing":[35],"prioritizing":[37],"with":[39,119],"regards":[40],"to":[41,50,148,152],"criticality,":[43],"as":[44,46,80,82],"well":[45,81],"commensurately":[47],"allocating":[48],"resources":[49],"enhance":[51],"testability,":[52],"diagnosability,":[53],"manufacturability":[54],"reliability.":[56],"To":[57],"this":[58,127,138],"end,":[59],"we":[60,102,112],"developed":[61],"an":[62],"extensive":[63],"infrastructure":[64,140],"which":[65,111],"allows":[66],"injection":[67],"stuck-at":[69],"transient":[72],"errors":[73],"arbitrary":[75],"starting":[76],"point":[77],"duration,":[79],"cost-effective":[83],"simulation":[84,139],"classification":[86],"repercussions":[89],"into":[90],"various":[91,149],"error":[93],"types.":[94],"As":[95],"test":[97],"vehicle":[98],"for":[99],"our":[100],"study,":[101],"employ":[103],"superscalar,":[105],"dynamically-scheduled,":[106],"out-of-order,":[107],"Alpha-like":[108],"microprocessor,":[109],"execute":[113],"SPEC2000":[114],"integer":[115],"benchmarks.":[116],"Extensive":[117],"experimentation":[118],"injected":[121],"modules":[125],"reveals":[129],"interesting":[130],"trends":[131],"results,":[133],"corroborating":[134],"utility":[136],"motivating":[142],"its":[143],"further":[144],"development":[145],"application":[147],"tasks":[150],"related":[151],"robust":[153],"design.":[154]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}