{"id":"https://openalex.org/W2099095915","doi":"https://doi.org/10.1109/test.2008.4700610","title":"\"Plug & Test\" at System Level via Testable TLM Primitives","display_name":"\"Plug & Test\" at System Level via Testable TLM Primitives","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2099095915","doi":"https://doi.org/10.1109/test.2008.4700610","mag":"2099095915"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055237181","display_name":"Homa Alemzadeh","orcid":"https://orcid.org/0000-0001-5279-842X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"H. Alemzadeh","raw_affiliation_strings":["CAD Research Group ECE Department, University of Tehran, Tehran, Iran","ECE Dept., Univ. of Tehran, Tehran"],"affiliations":[{"raw_affiliation_string":"CAD Research Group ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"ECE Dept., Univ. of Tehran, Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Carlo","raw_affiliation_strings":["Control and Computer Engineering Department, Politecnico di Torino, Torino, Italy","Control & Comput. Eng. Dept., Politec. di Torino, Turino"],"affiliations":[{"raw_affiliation_string":"Control and Computer Engineering Department, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Control & Comput. Eng. Dept., Politec. di Torino, Turino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041817015","display_name":"Fatemeh Refan","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"F. Refan","raw_affiliation_strings":["CAD Research Group ECE Department, University of Tehran, Tehran, Iran","ECE Dept., Univ. of Tehran, Tehran"],"affiliations":[{"raw_affiliation_string":"CAD Research Group ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"ECE Dept., Univ. of Tehran, Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Prinetto","raw_affiliation_strings":["Control and Computer Engineering Department, Politecnico di Torino, Torino, Italy","Control & Comput. Eng. Dept., Politec. di Torino, Turino"],"affiliations":[{"raw_affiliation_string":"Control and Computer Engineering Department, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Control & Comput. Eng. Dept., Politec. di Torino, Turino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Z. Navabi","raw_affiliation_strings":["CAD Research Group ECE Department, University of Tehran, Tehran, Iran","ECE Dept., Univ. of Tehran, Tehran"],"affiliations":[{"raw_affiliation_string":"CAD Research Group ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"ECE Dept., Univ. of Tehran, Tehran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5055237181"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":3.7889,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.93570834,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.8473243713378906},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.786918044090271},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6056573390960693},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5904362797737122},{"id":"https://openalex.org/keywords/plug-and-play","display_name":"Plug and play","score":0.5663052797317505},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5248417854309082},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.523797869682312},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.49955058097839355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4591481387615204},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42629337310791016},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3353455364704132},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.308481901884079},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19771257042884827},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1391710340976715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10180959105491638}],"concepts":[{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.8473243713378906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.786918044090271},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6056573390960693},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5904362797737122},{"id":"https://openalex.org/C2780070844","wikidata":"https://www.wikidata.org/wiki/Q857815","display_name":"Plug and play","level":2,"score":0.5663052797317505},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5248417854309082},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.523797869682312},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.49955058097839355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4591481387615204},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42629337310791016},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3353455364704132},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.308481901884079},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19771257042884827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1391710340976715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10180959105491638}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.5400000214576721,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313985","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1774407866","https://openalex.org/W1837475237","https://openalex.org/W1910876692","https://openalex.org/W1983025873","https://openalex.org/W1997565760","https://openalex.org/W2047986181","https://openalex.org/W2072555249","https://openalex.org/W2101919958","https://openalex.org/W2106669085","https://openalex.org/W2109202003","https://openalex.org/W2116254096","https://openalex.org/W2121517293","https://openalex.org/W2124628240","https://openalex.org/W2133745968","https://openalex.org/W2134593345","https://openalex.org/W2135129887","https://openalex.org/W2138251715","https://openalex.org/W2140868550","https://openalex.org/W2142304017","https://openalex.org/W2146657836","https://openalex.org/W2148740615","https://openalex.org/W2149483871","https://openalex.org/W2151094122","https://openalex.org/W2155341318","https://openalex.org/W2484593305","https://openalex.org/W2611557101","https://openalex.org/W3146304647","https://openalex.org/W4302458519","https://openalex.org/W6677921749"],"related_works":["https://openalex.org/W2098595470","https://openalex.org/W1525398417","https://openalex.org/W1981924702","https://openalex.org/W2266880325","https://openalex.org/W2069603759","https://openalex.org/W2097331811","https://openalex.org/W2533881872","https://openalex.org/W2112120387","https://openalex.org/W2532163536","https://openalex.org/W3146089259"],"abstract_inverted_index":{"With":[0],"the":[1,32,39,42,54,61,118,132],"evolution":[2],"of":[3,16,31,41,44,57,66,72,120,134],"Electronic":[4],"System":[5],"Level":[6],"(ESL)":[7],"design":[8,94,119],"methodologies,":[9],"we":[10,88,114],"are":[11,36,130],"experiencing":[12],"an":[13],"extensive":[14],"use":[15,71],"Transaction-Level":[17],"Modeling":[18],"(TLM).":[19],"TLM":[20,68,74],"is":[21,99],"a":[22,50,90,121],"high-level":[23],"approach":[24,98],"to":[25,79,101,126],"modeling":[26],"digital":[27],"systems":[28],"where":[29],"details":[30],"communication":[33,124],"among":[34],"modules":[35],"separated":[37],"from":[38],"those":[40],"implementation":[43],"functional":[45],"units.":[46],"This":[47],"paper":[48,113],"represents":[49],"first":[51],"step":[52],"toward":[53],"automatic":[55],"insertion":[56],"testing":[58],"capabilities":[59],"at":[60],"transaction":[62,83],"level":[63,84],"by":[64],"definition":[65],"testable":[67,73,82,122],"primitives.":[69],"The":[70,96],"primitives":[75],"should":[76],"help":[77],"designers":[78,129],"easily":[80],"get":[81],"descriptions":[85],"implementing":[86],"what":[87],"call":[89],"\"Plug":[91],"&":[92],"Test\"":[93],"methodology.":[95],"proposed":[97],"intended":[100],"work":[102],"both":[103],"with":[104],"hardware":[105],"and":[106,139],"software":[107],"implementations.":[108],"In":[109],"particular,":[110],"in":[111],"this":[112],"will":[115],"focus":[116],"on":[117],"FIFO":[123],"channel":[125],"show":[127],"how":[128],"given":[131],"freedom":[133],"trading-off":[135],"complexity,":[136],"testability":[137],"levels,":[138],"cost.":[140]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}