{"id":"https://openalex.org/W2137765631","doi":"https://doi.org/10.1109/test.2008.4700593","title":"Integration of Hardware Assertions in Systems-on-Chip","display_name":"Integration of Hardware Assertions in Systems-on-Chip","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2137765631","doi":"https://doi.org/10.1109/test.2008.4700593","mag":"2137765631"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082331096","display_name":"J. Geuzebroek","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"J. Geuzebroek","raw_affiliation_strings":["NXP Semiconductors, High Tech Campus 37, Corporate Innovation and Technology Research, Netherlands","Corp. Innovation&Technol. / Res., NXP Semicond., Eindhoven"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, High Tech Campus 37, Corporate Innovation and Technology Research, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"Corp. Innovation&Technol. / Res., NXP Semicond., Eindhoven","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008861550","display_name":"Bart Vermeulen","orcid":"https://orcid.org/0000-0002-1161-314X"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B. Vermeulen","raw_affiliation_strings":["NXP Semiconductors, High Tech Campus 37, Corporate Innovation and Technology Research, Netherlands","Corp. Innovation&Technol. / Res., NXP Semicond., Eindhoven"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, High Tech Campus 37, Corporate Innovation and Technology Research, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"Corp. Innovation&Technol. / Res., NXP Semicond., Eindhoven","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082331096"],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":3.4661,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.93191025,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9200021028518677},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7615751624107361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7389859557151794},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.7196147441864014},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.7099088430404663},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6736668944358826},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5799638628959656},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48647424578666687},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.48080912232398987},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.424264520406723},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3867073655128479},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2045227289199829}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9200021028518677},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7615751624107361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7389859557151794},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.7196147441864014},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.7099088430404663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6736668944358826},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5799638628959656},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48647424578666687},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.48080912232398987},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.424264520406723},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3867073655128479},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2045227289199829},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6499999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310638","display_name":"McGill University","ror":"https://ror.org/01pxwe438"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W193562070","https://openalex.org/W1539419743","https://openalex.org/W1797377815","https://openalex.org/W2064393088","https://openalex.org/W2071589114","https://openalex.org/W2091507826","https://openalex.org/W2104298686","https://openalex.org/W2106768704","https://openalex.org/W2113678299","https://openalex.org/W2121316343","https://openalex.org/W2122146819","https://openalex.org/W2123613958","https://openalex.org/W2137913189","https://openalex.org/W2137974383","https://openalex.org/W2142295179","https://openalex.org/W2146399815","https://openalex.org/W3139542001","https://openalex.org/W3148410533","https://openalex.org/W6607997357"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2387706296"],"abstract_inverted_index":{"Assertions":[0],"in":[1,31,46,52,59,102],"silicon":[2],"help":[3],"post-silicon":[4],"debug":[5,49,56,61],"by":[6],"providing":[7],"observability":[8],"of":[9],"internal":[10],"properties":[11],"within":[12],"a":[13,32,53,60],"system":[14],"which":[15],"are":[16],"otherwise":[17],"hard":[18],"to":[19,28,98],"observe.":[20],"Besides":[21],"generating":[22],"synthesizable":[23],"assertions,":[24],"they":[25],"also":[26],"need":[27],"be":[29,44,79],"integrated":[30,45,80],"design.":[33],"In":[34],"this":[35],"paper":[36],"we":[37],"have":[38],"shown":[39],"how":[40],"hardware":[41,91],"assertions":[42,92,101],"can":[43,78],"existing":[47],"on-chip":[48],"infrastructures,":[50],"i.e.,":[51],"scan-based":[54],"run-stop":[55],"infrastructure":[57],"and":[58,93],"trace":[62],"infrastructure.":[63],"Experimental":[64],"results":[65],"on":[66],"an":[67],"industrial":[68],"test":[69],"SoC":[70],"show":[71],"that":[72],"assertion":[73],"based":[74],"bus":[75],"protocol":[76],"checkers":[77],"with":[81],"less":[82],"than":[83],"1%":[84],"additional":[85,95],"area":[86],"cost,":[87],"including":[88],"both":[89],"the":[90,94,100,103],"logic":[96],"required":[97],"integrate":[99],"SoC.":[104]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}