{"id":"https://openalex.org/W2150583239","doi":"https://doi.org/10.1109/test.2008.4700582","title":"On-line Failure Detection in Memory Order Buffers","display_name":"On-line Failure Detection in Memory Order Buffers","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2150583239","doi":"https://doi.org/10.1109/test.2008.4700582","mag":"2150583239"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068077636","display_name":"Jes\u00fas Carretero","orcid":"https://orcid.org/0000-0002-1413-4793"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":true,"raw_author_name":"J. Carretero","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046613695","display_name":"Xavier Vera","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"X. Vera","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111728780","display_name":"Pedro Chaparro","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"P. Chaparro","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020861175","display_name":"Jaume Abella","orcid":"https://orcid.org/0000-0001-7951-4028"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"J. Abella","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Laboratories-Universitat Polit\u00e9cnica de Catalunya","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068077636"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":1.6647,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.85233024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"200","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7490513324737549},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7088388204574585},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6055690050125122},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4754875898361206},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.46655815839767456},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4660533368587494},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4465218186378479},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4220121204853058},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32830142974853516},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2681733965873718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11983910202980042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11656910181045532},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.08247354626655579}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7490513324737549},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7088388204574585},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6055690050125122},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4754875898361206},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.46655815839767456},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4660533368587494},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4465218186378479},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4220121204853058},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32830142974853516},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2681733965873718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11983910202980042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11656910181045532},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.08247354626655579},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W147650083","https://openalex.org/W1559719544","https://openalex.org/W1864485850","https://openalex.org/W1891950198","https://openalex.org/W1959076962","https://openalex.org/W1977765666","https://openalex.org/W1985476435","https://openalex.org/W1989874002","https://openalex.org/W1996086722","https://openalex.org/W2007874051","https://openalex.org/W2029601347","https://openalex.org/W2090283364","https://openalex.org/W2100399943","https://openalex.org/W2102480715","https://openalex.org/W2116059696","https://openalex.org/W2121488803","https://openalex.org/W2125203708","https://openalex.org/W2131867938","https://openalex.org/W2135742449","https://openalex.org/W2138675194","https://openalex.org/W2140430634","https://openalex.org/W2151845324","https://openalex.org/W2152652532","https://openalex.org/W2155581886","https://openalex.org/W2157762234","https://openalex.org/W2163890539","https://openalex.org/W2169213530","https://openalex.org/W2169270029","https://openalex.org/W3138244926","https://openalex.org/W4230988763","https://openalex.org/W4232059819","https://openalex.org/W4237625289","https://openalex.org/W4240029073","https://openalex.org/W4248445118","https://openalex.org/W4251407605","https://openalex.org/W6605987033","https://openalex.org/W6793962146"],"related_works":["https://openalex.org/W2143400404","https://openalex.org/W2005635288","https://openalex.org/W2801267388","https://openalex.org/W1592982659","https://openalex.org/W2138574009","https://openalex.org/W4230680500","https://openalex.org/W2534461193","https://openalex.org/W2110321764","https://openalex.org/W4389500485","https://openalex.org/W2981191153"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"leads":[2],"to":[3,18,46,53],"burn-in":[4],"phase":[5],"out":[6],"and":[7,22],"higher":[8],"post-silicon":[9],"test":[10],"complexity,":[11],"which":[12],"increases":[13],"in-the-field":[14],"error":[15],"rate":[16],"due":[17],"both":[19],"latent":[20],"defects":[21],"actual":[23],"errors":[24,57],"respectively.":[25],"As":[26],"a":[27,44,74,84],"consequence,":[28],"current":[29],"reliability":[30],"qualification":[31],"methods":[32],"will":[33],"likely":[34],"be":[35,64],"infeasible.":[36],"Microarchitecture":[37],"knowledge":[38],"of":[39,76],"application":[40],"runtime":[41],"behavior":[42],"offers":[43],"possibility":[45],"have":[47],"low-cost":[48],"continuous":[49],"online":[50],"testing":[51],"techniques":[52],"cope":[54],"with":[55,66],"hard":[56],"in":[58],"the":[59,90],"field.":[60],"Whereas":[61],"data":[62],"can":[63],"protected":[65],"redundancy":[67],"(like":[68],"parity":[69],"or":[70],"ECC),":[71],"there":[72],"is":[73],"lack":[75],"mechanisms":[77],"for":[78,87],"control":[79],"logic.":[80],"This":[81],"paper":[82],"proposes":[83],"microarchitectural":[85],"approach":[86],"validating":[88],"that":[89],"memory":[91],"order":[92],"buffer":[93],"logic":[94],"works":[95],"correctly.":[96]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}