{"id":"https://openalex.org/W2106555816","doi":"https://doi.org/10.1109/test.2008.4700580","title":"Augmenting Boundary-Scan Tests for Enhanced Defect Coverage","display_name":"Augmenting Boundary-Scan Tests for Enhanced Defect Coverage","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2106555816","doi":"https://doi.org/10.1109/test.2008.4700580","mag":"2106555816"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047764753","display_name":"D. Norrgard","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Norrgard","raw_affiliation_strings":["Agilent Technologies, Inc., Loveland, CO, USA","Agilent Technol., Loveland, CO"],"affiliations":[{"raw_affiliation_string":"Agilent Technologies, Inc., Loveland, CO, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"Agilent Technol., Loveland, CO","institution_ids":["https://openalex.org/I138285227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074637494","display_name":"Kenneth P. Parker","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.P. Parker","raw_affiliation_strings":["Agilent Technologies, Inc., Loveland, CO, USA","Agilent Technol., Loveland, CO"],"affiliations":[{"raw_affiliation_string":"Agilent Technologies, Inc., Loveland, CO, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"Agilent Technol., Loveland, CO","institution_ids":["https://openalex.org/I138285227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047764753"],"corresponding_institution_ids":["https://openalex.org/I138285227"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80515737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.9471924304962158},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.7300386428833008},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6134074926376343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5175235271453857},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5071561336517334},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.46780920028686523},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.45117396116256714},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.43318891525268555},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4149523377418518},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3257976174354553},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32562798261642456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27892744541168213},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.20896241068840027},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1977786421775818},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18458741903305054},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15301987528800964},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1429888904094696},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07769119739532471},{"id":"https://openalex.org/keywords/geology","display_name":"Geology","score":0.07745087146759033}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.9471924304962158},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.7300386428833008},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6134074926376343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5175235271453857},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5071561336517334},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.46780920028686523},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.45117396116256714},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.43318891525268555},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4149523377418518},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3257976174354553},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32562798261642456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27892744541168213},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.20896241068840027},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1977786421775818},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18458741903305054},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15301987528800964},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1429888904094696},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07769119739532471},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.07745087146759033},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1497704817","https://openalex.org/W1879900893","https://openalex.org/W1983461458","https://openalex.org/W2028504835","https://openalex.org/W2102447831","https://openalex.org/W2114869696","https://openalex.org/W2154749389","https://openalex.org/W2170265555","https://openalex.org/W2170354412","https://openalex.org/W2241428875","https://openalex.org/W2399878800","https://openalex.org/W4246604342","https://openalex.org/W4251697200"],"related_works":["https://openalex.org/W2098533503","https://openalex.org/W2048563045","https://openalex.org/W1852363244","https://openalex.org/W2172250424","https://openalex.org/W2107525390","https://openalex.org/W2166065438","https://openalex.org/W2764440971","https://openalex.org/W4230966676","https://openalex.org/W2111803469","https://openalex.org/W1975544287"],"abstract_inverted_index":{"Strict":[0],"analyses":[1],"of":[2],"boundary-scan":[3,28],"test":[4,17,29],"coverage":[5],"performed":[6],"on":[7],"real-world":[8],"printed":[9],"circuit":[10],"board":[11],"topologies":[12],"reveal":[13],"significant":[14],"holes":[15],"in":[16],"coverage.":[18],"Rather":[19],"than":[20],"abandon":[21],"boundary-scan,":[22],"it":[23],"is":[24],"preferable":[25],"to":[26,38],"augment":[27],"with":[30],"other":[31],"technologies":[32],"that":[33],"improve":[34],"the":[35],"overall":[36],"ability":[37],"detect":[39],"defects.":[40]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}