{"id":"https://openalex.org/W2095962074","doi":"https://doi.org/10.1109/test.2008.4700566","title":"CONCAT: CONflict Driven Learning in ATPG for Industrial designs","display_name":"CONCAT: CONflict Driven Learning in ATPG for Industrial designs","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2095962074","doi":"https://doi.org/10.1109/test.2008.4700566","mag":"2095962074"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063242740","display_name":"Surendra K. Bommu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Bommu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064923800","display_name":"Kameshwar Chandrasekar","orcid":"https://orcid.org/0000-0002-6249-5593"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chandrasekar","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013261305","display_name":"R. Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Kundu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085174241","display_name":"Sharmila Sengupta","orcid":"https://orcid.org/0000-0003-1126-1049"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Sengupta","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063242740"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3542,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.68886687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9505197405815125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6261348724365234},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5867432355880737},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5808411240577698},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45996859669685364},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4526708424091339},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4007502794265747},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38253918290138245},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3606102168560028},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24000295996665955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21650907397270203},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07733821868896484}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9505197405815125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6261348724365234},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5867432355880737},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5808411240577698},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45996859669685364},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4526708424091339},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4007502794265747},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38253918290138245},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3606102168560028},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24000295996665955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21650907397270203},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07733821868896484},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1856915098","https://openalex.org/W1904003763","https://openalex.org/W2026731014","https://openalex.org/W2048051309","https://openalex.org/W2078866600","https://openalex.org/W2096307462","https://openalex.org/W2102945171","https://openalex.org/W2110900369","https://openalex.org/W2111994103","https://openalex.org/W2115220706","https://openalex.org/W2118346508","https://openalex.org/W2119241964","https://openalex.org/W2119709001","https://openalex.org/W2120599220","https://openalex.org/W2135613306","https://openalex.org/W2136678847","https://openalex.org/W2137597856","https://openalex.org/W2138691602","https://openalex.org/W2142785340","https://openalex.org/W2146662253","https://openalex.org/W2147897801","https://openalex.org/W2149107969","https://openalex.org/W2160444875","https://openalex.org/W2161010566","https://openalex.org/W2161273503","https://openalex.org/W2162256736","https://openalex.org/W2166244312","https://openalex.org/W3016023799","https://openalex.org/W4229840182","https://openalex.org/W4232126994","https://openalex.org/W4249515509","https://openalex.org/W4251625379","https://openalex.org/W4252315883","https://openalex.org/W4255073455","https://openalex.org/W6674427772","https://openalex.org/W6677222836","https://openalex.org/W6677600375"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W4238986168","https://openalex.org/W2144004661","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W2165817266","https://openalex.org/W2132684947","https://openalex.org/W1493811107"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,81],"propose":[4],"a":[5],"new":[6],"search":[7],"technique":[8,35,102],"for":[9],"ATPG,":[10,61,78],"called":[11,108],"CONCAT":[12,101],"[1],":[13],"which":[14],"(a)":[15],"is":[16],"based":[17],"on":[18,72,121],"AND/OR":[19],"reasoning,":[20],"(b)":[21],"integrates":[22],"conflict":[23],"driven":[24],"learning,":[25],"and":[26,41,56,62,96,110,115],"(c)":[27],"avoids":[28],"over":[29],"specification":[30,87],"of":[31],"test":[32,85],"vectors.":[33],"The":[34],"works":[36],"seamlessly":[37],"(i)":[38],"between":[39,54],"Boolean":[40],"non-Boolean":[42],"gates":[43],"in":[44,50,59,66,94],"industrial":[45,122],"designs,":[46,52],"(ii)":[47],"across":[48,64],"phases":[49],"latch-based":[51],"(iii)":[53],"justification":[55],"propagation":[57],"tasks":[58],"sequential":[60],"(iv)":[63],"faults":[65],"the":[67,84,100],"fault":[68],"list.":[69],"Experimental":[70],"results":[71],"combinational":[73],"ISCAS":[74],"circuits":[75],"against":[76],"SAT-based":[77],"show":[79],"that":[80],"can":[82],"reduce":[83],"vector":[86],"by":[88],"upto":[89,112,116],"74%,":[90],"with":[91],"consistent":[92],"improvement":[93],"performance":[95],"capacity.":[97],"We":[98],"integrated":[99],"into":[103],"Intel's":[104],"existing":[105],"ATPG":[106,119],"tool,":[107],"Aztec,":[109],"obtained":[111],"67%":[113],"speed-up":[114],"14%":[117],"more":[118],"effectiveness":[120],"designs.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}