{"id":"https://openalex.org/W2127077507","doi":"https://doi.org/10.1109/test.2008.4700560","title":"Implementation Update: Logic Mapping On SPARC- Microprocessors","display_name":"Implementation Update: Logic Mapping On SPARC- Microprocessors","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2127077507","doi":"https://doi.org/10.1109/test.2008.4700560","mag":"2127077507"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037616315","display_name":"Anjna Vij","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Vij","raw_affiliation_strings":["Texas Instruments, Inc","texas Instruments Incorporated (Dallas, TX)"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"texas Instruments Incorporated (Dallas, TX)","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054632584","display_name":"R. Ratliff","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Ratliff","raw_affiliation_strings":["Texas Instruments, Inc","texas Instruments Incorporated (Dallas, TX)"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"texas Instruments Incorporated (Dallas, TX)","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037616315"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14407793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7969428300857544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7783774733543396},{"id":"https://openalex.org/keywords/production","display_name":"Production (economics)","score":0.45500633120536804},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4461807906627655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44037243723869324},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.38535818457603455},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3393305540084839},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3346584439277649},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12183433771133423}],"concepts":[{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7969428300857544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7783774733543396},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.45500633120536804},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4461807906627655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44037243723869324},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38535818457603455},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3393305540084839},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3346584439277649},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12183433771133423},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1905213452","https://openalex.org/W1920451823","https://openalex.org/W2103567616","https://openalex.org/W2114024582","https://openalex.org/W2120138979","https://openalex.org/W2130347710","https://openalex.org/W2135640247","https://openalex.org/W2139277736","https://openalex.org/W2541472059","https://openalex.org/W3116782795","https://openalex.org/W6786892552"],"related_works":["https://openalex.org/W1996820488","https://openalex.org/W2098419840","https://openalex.org/W1748531671","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106","https://openalex.org/W2789349722","https://openalex.org/W2901661247","https://openalex.org/W4312497944","https://openalex.org/W1984298705"],"abstract_inverted_index":{"Despite":[0],"the":[1,12,28],"initial":[2],"proof":[3],"of":[4,15,35,64],"concept":[5],"being":[6],"completed":[7],"almost":[8],"a":[9,33],"decade":[10],"ago,":[11],"production":[13,37],"implementations":[14],"Logic":[16],"Mapping":[17],"have":[18],"taken":[19],"significantly":[20],"longer.":[21],"This":[22],"paper":[23],"presents":[24],"an":[25],"update":[26],"for":[27],"SPARCtrade":[29],"Microprocessors,":[30],"along":[31],"with":[32],"discussion":[34],"some":[36,65],"worthiness":[38],"metrics":[39],"and":[40],"methods":[41],"applied":[42],"to":[43],"overcome":[44],"issues":[45],"on":[46],"these":[47],"designs.":[48],"Statistical":[49],"wafer":[50],"level":[51],"results":[52],"from":[53],"three":[54],"current":[55],"65":[56],"nm":[57],"products":[58],"are":[59],"shown,":[60],"supplemented":[61],"by":[62],"analysis":[63],"interesting":[66],"packaged":[67],"units.":[68]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}