{"id":"https://openalex.org/W2080319195","doi":"https://doi.org/10.1109/test.2008.4700552","title":"DFX of a 3<sup>rd</sup> Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor","display_name":"DFX of a 3<sup>rd</sup> Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2080319195","doi":"https://doi.org/10.1109/test.2008.4700552","mag":"2080319195"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053036341","display_name":"Ishwar Parulkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"I. Parulkar","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA","Sun Microsyst. Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Inc., Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071418141","display_name":"S. Anandakumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Anandakumar","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA","Sun Microsyst. Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Inc., Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047204855","display_name":"Gaurav Agarwal","orcid":"https://orcid.org/0000-0002-7613-0317"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Agarwal","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA","Sun Microsyst. Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Inc., Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070968771","display_name":"G. Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Liu","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA","Sun Microsyst. Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Inc., Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016282274","display_name":"K. Rajan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Rajan","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA","Sun Microsyst. Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Inc., Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034422467","display_name":"F. Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Chiu","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA","Sun Microsyst. Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Inc., Santa Clara, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011718134","display_name":"R. Pendurkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120646","display_name":"Mi Corporation (United States)","ror":"https://ror.org/02prd1m09","country_code":"US","type":"company","lineage":["https://openalex.org/I4210120646"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Pendurkar","raw_affiliation_strings":["RMI Corporation, Cupertino, CA, USA","RMI Corp., Cupertino, CA"],"affiliations":[{"raw_affiliation_string":"RMI Corporation, Cupertino, CA, USA","institution_ids":[]},{"raw_affiliation_string":"RMI Corp., Cupertino, CA","institution_ids":["https://openalex.org/I4210120646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5053036341"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7729,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90814896,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7210338115692139},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6100850701332092},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6077888607978821},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6060385704040527},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.5199190974235535},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44295933842658997},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4421093165874481},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3826184868812561},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37779733538627625},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34989798069000244},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0716698169708252}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7210338115692139},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6100850701332092},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6077888607978821},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6060385704040527},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.5199190974235535},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44295933842658997},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4421093165874481},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3826184868812561},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37779733538627625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34989798069000244},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0716698169708252}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1484052325","https://openalex.org/W1528872186","https://openalex.org/W1581219481","https://openalex.org/W1959076962","https://openalex.org/W1989536028","https://openalex.org/W2005646196","https://openalex.org/W2096607693","https://openalex.org/W2097465082","https://openalex.org/W2102443485","https://openalex.org/W2103363686","https://openalex.org/W2104932676","https://openalex.org/W2130183347","https://openalex.org/W2136969326","https://openalex.org/W2142409304","https://openalex.org/W2149602237","https://openalex.org/W2160252726","https://openalex.org/W2165157401","https://openalex.org/W2166766585","https://openalex.org/W6629041438","https://openalex.org/W6675870058","https://openalex.org/W6683630267"],"related_works":["https://openalex.org/W3029046703","https://openalex.org/W2145876553","https://openalex.org/W2139221936","https://openalex.org/W2017861587","https://openalex.org/W2790811635","https://openalex.org/W2019727651","https://openalex.org/W1999544091","https://openalex.org/W2065974882","https://openalex.org/W2344039297","https://openalex.org/W2600032170"],"abstract_inverted_index":{"The":[0],"third":[1],"generation":[2],"CMT":[3,37],"(chip":[4],"multithreaded)":[5],"microprocessor":[6],"from":[7],"Sun":[8],"Microsystems":[9],"has":[10],"16":[11],"cores":[12,91],"and":[13,39,70,92,100],"is":[14,94],"optimized":[15],"for":[16,74,98,104],"high":[17,21],"throughput":[18],"without":[19],"compromising":[20],"single":[22],"thread":[23],"performance.":[24],"This":[25],"paper":[26],"describes":[27],"the":[28,40,46,79,102],"unique":[29],"challenges":[30],"faced":[31],"in":[32,78,96,101],"DFX":[33,41,49],"of":[34,45,67,81,86],"this":[35],"complex":[36],"processor":[38],"solutions":[42],"deployed.":[43],"Some":[44],"notable":[47],"new":[48],"features":[50],"include":[51],"a":[52,57,71],"highly":[53],"configurable":[54],"scan":[55],"architecture,":[56],"memory":[58],"test":[59,72],"network":[60],"that":[61],"leverages":[62],"functional":[63,76],"access":[64],"paths,":[65],"BIST":[66],"special":[68],"memories,":[69],"mode":[73],"running":[75],"tests":[77],"presence":[80],"non-deterministic":[82],"serdes":[83],"interfaces.":[84],"Identification":[85],"chips":[87],"with":[88],"partially":[89],"good":[90],"caches":[93],"supported":[95],"manufacturing":[97],"yield":[99],"field":[103],"availability.":[105]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}