{"id":"https://openalex.org/W2109570325","doi":"https://doi.org/10.1109/test.2007.4437655","title":"A fully digital-compatible BIST strategy for ADC linearity testing","display_name":"A fully digital-compatible BIST strategy for ADC linearity testing","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2109570325","doi":"https://doi.org/10.1109/test.2007.4437655","mag":"2109570325"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111974693","display_name":"Hanqing Xing","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hanqing Xing","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063888012","display_name":"Hanjun Jiang","orcid":"https://orcid.org/0000-0003-4911-0748"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hanjun Jiang","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","Texas Instruments, Inc., Dallas, 75243, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, 75243, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101873076","display_name":"Degang Chen","orcid":"https://orcid.org/0000-0002-5938-6329"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Degang Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","Department of Electrical & Computer Engineering, Iowa State University, Ames, 50011 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Iowa State University, Ames, 50011 USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108357375","display_name":"R.L. Geiger","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Randall Geiger","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","Department of Electrical & Computer Engineering, Iowa State University, Ames, 50011 USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Iowa State University, Ames, 50011 USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111974693"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":3.1336,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.91413329,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7607548236846924},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6766278147697449},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.6062084436416626},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5766730308532715},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.45020028948783875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44759422540664673},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.4352415204048157},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.41990742087364197},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38672909140586853},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.2606733441352844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2390412986278534},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.20780423283576965},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1659088134765625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16344505548477173},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13594922423362732},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0987473726272583}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7607548236846924},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6766278147697449},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.6062084436416626},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5766730308532715},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.45020028948783875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44759422540664673},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.4352415204048157},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.41990742087364197},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38672909140586853},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.2606733441352844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2390412986278534},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.20780423283576965},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1659088134765625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16344505548477173},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13594922423362732},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0987473726272583},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2014022260","https://openalex.org/W2084128131","https://openalex.org/W2113796007","https://openalex.org/W2131477866","https://openalex.org/W2137446533","https://openalex.org/W2144607534","https://openalex.org/W2169518658"],"related_works":["https://openalex.org/W2904132652","https://openalex.org/W2759986866","https://openalex.org/W2953779919","https://openalex.org/W4308661996","https://openalex.org/W2316679782","https://openalex.org/W4200061607","https://openalex.org/W2551040039","https://openalex.org/W3204109949","https://openalex.org/W2364492267","https://openalex.org/W2557005923"],"abstract_inverted_index":{"Digital":[0],"testing":[1,11,33,37],"is":[2,74],"much":[3],"easier":[4],"and":[5,9,17,46,89,97],"cheaper":[6],"than":[7],"analog":[8],"mixed-signal":[10],"because":[12],"of":[13,67,76,108],"the":[14,18,53,65,94,102],"straightforward":[15],"connections":[16],"low-cost":[19],"testers.":[20],"This":[21],"paper":[22],"presents":[23],"a":[24,61,68],"fully":[25],"digital-compatible":[26],"built-in":[27],"self-test":[28],"strategy":[29,73,99],"for":[30],"ADC":[31,78],"linearity":[32],"using":[34,60,115],"all":[35],"digital":[36],"environments.":[38],"Onchip,":[39],"low-accuracy":[40],"DACs,":[41],"which":[42],"are":[43,50,58],"area":[44],"efficient":[45],"simple":[47],"to":[48,111],"design,":[49],"implemented":[51],"as":[52],"stimulus":[54],"generator.":[55],"ADCs\u2019":[56],"nonlinearities":[57],"tested":[59],"histogram-based":[62],"method":[63],"under":[64],"control":[66],"logic":[69],"block.":[70],"The":[71],"described":[72],"capable":[75],"characterizing":[77],"transition":[79],"levels":[80],"one":[81,83],"by":[82],"with":[84],"small":[85],"hardware":[86],"overhead.":[87],"Simulation":[88],"experimental":[90],"results":[91],"show":[92],"that":[93],"proposed":[95],"circuitry":[96],"BIST":[98],"can":[100],"test":[101],"INL":[103],"<inf":[104],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[105],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">k</inf>":[106],"error":[107],"12-bit":[109],"ADCs":[110],"\u00b10.2LSB":[112],"accuracy":[113],"level":[114],"only":[116],"7-bit":[117],"linear":[118],"DACs.":[119]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}