{"id":"https://openalex.org/W2157502145","doi":"https://doi.org/10.1109/test.2007.4437645","title":"Novel compensation scheme for local clocks of high performance microprocessors","display_name":"Novel compensation scheme for local clocks of high performance microprocessors","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2157502145","doi":"https://doi.org/10.1109/test.2007.4437645","mag":"2157502145"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010725489","display_name":"Cecilia Metra","orcid":"https://orcid.org/0000-0002-1408-5725"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Metra","raw_affiliation_strings":["DEIS \u2013 Univ. of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS \u2013 Univ. of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019220326","display_name":"M. Oma\u00f1a","orcid":"https://orcid.org/0000-0001-8976-5365"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Omana","raw_affiliation_strings":["DEIS \u2013 Univ. of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS \u2013 Univ. of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102498679","display_name":"TM Mak","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"TM Mak","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036660816","display_name":"Simon Tam","orcid":"https://orcid.org/0000-0003-3918-7100"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Tam","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010725489"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.7176,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.759368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7351059913635254},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7038668394088745},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.6959837675094604},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6924829483032227},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6328485012054443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6242527961730957},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5475398898124695},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4943664073944092},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.45120441913604736},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4504665732383728},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.44812601804733276},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44427725672721863},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44091495871543884},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.42392003536224365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40337610244750977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3516187071800232},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.23904269933700562},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21774578094482422},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20981067419052124},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19008025527000427},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17636191844940186},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13566449284553528},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10250219702720642}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7351059913635254},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7038668394088745},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.6959837675094604},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6924829483032227},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6328485012054443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6242527961730957},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5475398898124695},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4943664073944092},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.45120441913604736},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4504665732383728},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.44812601804733276},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44427725672721863},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44091495871543884},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.42392003536224365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40337610244750977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3516187071800232},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.23904269933700562},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21774578094482422},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20981067419052124},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19008025527000427},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17636191844940186},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13566449284553528},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10250219702720642},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2007.4437645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/47688","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/47688","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W164528542","https://openalex.org/W1558820742","https://openalex.org/W1588426157","https://openalex.org/W1662010573","https://openalex.org/W1877004118","https://openalex.org/W1938797020","https://openalex.org/W2105750636","https://openalex.org/W2105844603","https://openalex.org/W2105966675","https://openalex.org/W2112641403","https://openalex.org/W2115468286","https://openalex.org/W2116382776","https://openalex.org/W2124230304","https://openalex.org/W2128961080","https://openalex.org/W2133040214","https://openalex.org/W2133667515","https://openalex.org/W2133916137","https://openalex.org/W2137807823","https://openalex.org/W2143113709","https://openalex.org/W2161329778","https://openalex.org/W2167979878","https://openalex.org/W2173972090","https://openalex.org/W4234217119","https://openalex.org/W4240582731","https://openalex.org/W6635453611","https://openalex.org/W6639197512"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W4247089581","https://openalex.org/W1999924508","https://openalex.org/W2165139624"],"abstract_inverted_index":{"Clock":[0],"compensation":[1,33,58,70,91,100,125,136],"for":[2,68,114],"process":[3,27],"variations":[4,28,76],"and":[5,18,29,74,84,127],"manufacturing":[6],"defects":[7],"is":[8,34],"a":[9,65,128],"key":[10],"strategy":[11],"to":[12,101,105,111,137],"achieve":[13],"high":[14,19,81,85],"performance":[15,82],"of":[16,46,71,77,80,145],"processors":[17],"end":[20,86],"ASIC.":[21],"However,":[22],"with":[23],"the":[24,47,69,94,141],"increase":[25],"in":[26],"defect":[30],"densities,":[31],"clock":[32,39,102,116,143],"becoming":[35],"increasingly":[36],"challenging.":[37],"A":[38],"distribution":[40],"system":[41],"also":[42,99],"consumes":[43],"over":[44],"30%":[45],"overall":[48],"chip":[49],"level":[50],"power,":[51],"so":[52],"every":[53],"little":[54],"bit":[55],"counts,":[56],"including":[57],"schemes.":[59],"In":[60],"this":[61],"paper":[62],"we":[63],"propose":[64],"new":[66],"scheme":[67,89,119],"undesirable":[72],"skews":[73],"duty-cycle":[75,148],"local":[78,115],"clocks":[79],"microprocessors":[83],"ASICs.":[87],"Our":[88],"performs":[90],"continuously,":[92],"during":[93,108],"microprocessor":[95],"operation,":[96],"thus":[97],"allowing":[98,135],"jitters":[103],"due":[104],"environmental":[106],"influences":[107],"operation.":[109],"Compared":[110],"alternate":[112],"solutions":[113],"compensation,":[117],"our":[118],"features":[120],"lower":[121,129],"power":[122],"consumption,":[123],"smaller":[124],"error,":[126],"or":[130,147],"comparable":[131],"area":[132],"overhead,":[133],"while":[134],"be":[138],"accomplished":[139],"within":[140],"same":[142],"cycle":[144],"skew":[146],"variation.":[149]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}