{"id":"https://openalex.org/W2022980973","doi":"https://doi.org/10.1109/test.2007.4437637","title":"Delay fault simulation with bounded gate delay mode","display_name":"Delay fault simulation with bounded gate delay mode","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2022980973","doi":"https://doi.org/10.1109/test.2007.4437637","mag":"2022980973"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113615776","display_name":"Soumitra Bose","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soumitra Bose","raw_affiliation_strings":["Design Technology, Intel Corporation, Folsom, CA, USA","Intel Corporation,Folsom,CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology, Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012569019","display_name":"Hillary Grimes","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hillary Grimes","raw_affiliation_strings":["Department of ECE, Aubum University, Auburn, AL, USA","Dept of ECE, Auburn University, AL 36849, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept of ECE, Auburn University, AL 36849, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Department of ECE, Aubum University, Auburn, AL, USA","Dept of ECE, Auburn University, AL 36849, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept of ECE, Auburn University, AL 36849, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2291,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87510758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5897865295410156},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.5835577249526978},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.56647789478302},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5462103486061096},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5275202393531799},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.44625407457351685},{"id":"https://openalex.org/keywords/ambiguity","display_name":"Ambiguity","score":0.4460773468017578},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44335541129112244},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4272956848144531},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3610815405845642},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3488309979438782},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3001116216182709},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2293725311756134},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11252161860466003},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.07313022017478943},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06517276167869568}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5897865295410156},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.5835577249526978},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.56647789478302},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5462103486061096},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5275202393531799},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.44625407457351685},{"id":"https://openalex.org/C2780522230","wikidata":"https://www.wikidata.org/wiki/Q1140419","display_name":"Ambiguity","level":2,"score":0.4460773468017578},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44335541129112244},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4272956848144531},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3610815405845642},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3488309979438782},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3001116216182709},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2293725311756134},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11252161860466003},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.07313022017478943},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06517276167869568},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1830076536","https://openalex.org/W1947781838","https://openalex.org/W2005319125","https://openalex.org/W2033915676","https://openalex.org/W2043866646","https://openalex.org/W2059158944","https://openalex.org/W2062445202","https://openalex.org/W2089637397","https://openalex.org/W2099894450","https://openalex.org/W2110134350","https://openalex.org/W2110542678","https://openalex.org/W2113765439","https://openalex.org/W2117511231","https://openalex.org/W2120116751","https://openalex.org/W2121321729","https://openalex.org/W2126827022","https://openalex.org/W2129577522","https://openalex.org/W2139435411","https://openalex.org/W2139570017","https://openalex.org/W2142185176","https://openalex.org/W2149342513","https://openalex.org/W2153780507","https://openalex.org/W2160337870","https://openalex.org/W2163262735","https://openalex.org/W4236674018","https://openalex.org/W4245838707","https://openalex.org/W4254506919","https://openalex.org/W6600530048","https://openalex.org/W6641884055","https://openalex.org/W6677520825"],"related_works":["https://openalex.org/W2121192822","https://openalex.org/W2769457990","https://openalex.org/W3133026170","https://openalex.org/W4281385583","https://openalex.org/W2034398607","https://openalex.org/W3145888793","https://openalex.org/W2908954988","https://openalex.org/W2087468076","https://openalex.org/W4302376515","https://openalex.org/W2982457401"],"abstract_inverted_index":{"Previously":[0],"reported":[1],"work":[2],"on":[3],"path":[4,12,24,33,125],"and":[5,126],"gate":[6,17,82,87,127],"delay":[7,18,25,88,128,133],"tests":[8,26,41,57,73],"fail":[9,153],"to":[10,61,84,91,107,120,154],"analyze":[11,155],"reconvergences":[13],"when":[14,78],"a":[15,113],"bounded":[16,132],"model":[19],"is":[20],"used.":[21],"While":[22],"robust":[23],"are":[27,35,42,48,74,144],"of":[28,55,64,75,101],"the":[29,93,96,131,138,149],"highest":[30],"quality,":[31],"most":[32],"faults":[34],"only":[36],"testable":[37],"nonrobustly.":[38],"Many":[39],"non-robust":[40,56,72,124],"usually":[43],"found":[44],"but,":[45],"in":[46],"practice,":[47],"easily":[49],"invalidated":[50],"by":[51],"hazards.":[52],"The":[53],"invalidation":[54],"occurs":[58],"primarily":[59],"due":[60],"non-zero":[62],"delays":[63,83],"off-path":[65],"circuit":[66],"elements":[67],"that":[68,152],"may":[69],"reconverge.":[70],"Thus,":[71],"limited":[76],"value":[77],"process":[79],"variations":[80],"cause":[81,104],"vary.":[85],"For":[86],"faults,":[89],"failure":[90],"recognize":[92],"correlations":[94],"among":[95],"ambiguity":[97,116],"waveforms":[98],"at":[99],"inputs":[100],"reconvergent":[102],"gates":[103],"fault":[105],"coverages":[106,129],"be":[108],"optimistic.":[109],"This":[110],"paper":[111],"enhances":[112],"recently":[114],"published":[115],"simulation":[117],"algorithm":[118],"[5]":[119],"accurately":[121],"measure":[122],"both":[123],"for":[130,137],"model.":[134],"Experimental":[135],"results":[136,143],"ISCAS":[139],"circuits":[140],"show":[141],"accurate":[142],"often":[145],"20-30%":[146],"less":[147],"than":[148],"optimistic":[150],"ones":[151],"signal":[156],"reconvergences.":[157]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}