{"id":"https://openalex.org/W2124638590","doi":"https://doi.org/10.1109/test.2007.4437633","title":"Pattern-directed circuit virtual partitioning for test power reduction","display_name":"Pattern-directed circuit virtual partitioning for test power reduction","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2124638590","doi":"https://doi.org/10.1109/test.2007.4437633","mag":"2124638590"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["Department of Computer Science & Engineering, Chinese University of Hong Kong, New Territories, Hong Kong, China","Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin#TAB#","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084000032","display_name":"Dianwei Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dianwei Hu","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060297065","display_name":"Dong Xiang","orcid":"https://orcid.org/0000-0002-5632-6355"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Xiang","raw_affiliation_strings":["School of Software, Tsinghua University, Beijing, China","School of Software,  Tsinghua University,  Beijing 100084,  China;"],"affiliations":[{"raw_affiliation_string":"School of Software, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Software,  Tsinghua University,  Beijing 100084,  China;","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088556682"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":5.7287,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.95933404,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8819468021392822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6040835380554199},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5792330503463745},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5498420000076294},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5011568069458008},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49942994117736816},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4819042980670929},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.46607351303100586},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4345391094684601},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4242517352104187},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42148974537849426},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4125569760799408},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3584166467189789},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3288971185684204},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32860878109931946},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32782864570617676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25154823064804077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24426600337028503},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17975640296936035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1306082308292389}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8819468021392822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6040835380554199},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5792330503463745},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5498420000076294},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5011568069458008},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49942994117736816},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4819042980670929},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.46607351303100586},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4345391094684601},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4242517352104187},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42148974537849426},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4125569760799408},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3584166467189789},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3288971185684204},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32860878109931946},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32782864570617676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25154823064804077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24426600337028503},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17975640296936035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1306082308292389},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2007.4437633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.8285","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.8285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.cuhk.edu.hk/~qxu/xu-itc07a.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321133","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1496730449","https://openalex.org/W1557977552","https://openalex.org/W1561562902","https://openalex.org/W1568407911","https://openalex.org/W1900996732","https://openalex.org/W1914799182","https://openalex.org/W1966348745","https://openalex.org/W2001352955","https://openalex.org/W2075105459","https://openalex.org/W2080510479","https://openalex.org/W2105913179","https://openalex.org/W2106303764","https://openalex.org/W2109942536","https://openalex.org/W2110232289","https://openalex.org/W2113576355","https://openalex.org/W2119691242","https://openalex.org/W2120246395","https://openalex.org/W2128426877","https://openalex.org/W2136680550","https://openalex.org/W2146091965","https://openalex.org/W2146893269","https://openalex.org/W2160621850","https://openalex.org/W2161181705","https://openalex.org/W2165516518","https://openalex.org/W2166163625","https://openalex.org/W2169462318","https://openalex.org/W2169839635","https://openalex.org/W4230469400","https://openalex.org/W6680497249","https://openalex.org/W6684123354"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2323083271","https://openalex.org/W2091533492","https://openalex.org/W2570882127","https://openalex.org/W2543176856","https://openalex.org/W2137555930"],"abstract_inverted_index":{"For":[0],"a":[1,109,168],"large":[2],"circuit":[3,66,127,155],"under":[4],"test":[5,12,31,46,71,113,200],"(CUT),":[6],"it":[7],"is":[8,62,123,195],"likely":[9],"that":[10,19,131,149,191],"some":[11],"patterns":[13,144,159],"result":[14],"in":[15,128,134,198],"excessive":[16],"power":[17,23,147,162],"dissipations":[18],"exceed":[20],"the":[21,65,79,88,99,117,126,132,135,153,158,185,192],"CUT\u2019s":[22],"rating.":[24],"Designers":[25],"may":[26],"resort":[27],"to":[28,36,44,63,92,124],"lowpower":[29],"automatic":[30],"pattern":[32],"generation":[33],"(ATPG)":[34],"tools":[35,57],"solve":[37],"this":[38,75,105],"problem,":[39],"which,":[40],"however,":[41],"usually":[42,76],"leads":[43],"larger":[45],"data":[47],"volume":[48],"and":[49,70,86],"requires":[50],"extra":[51],"computational":[52],"effort,":[53],"even":[54],"if":[55],"such":[56,129],"are":[58,150],"available.":[59],"Another":[60],"method":[61],"partition":[64,125],"into":[67],"multiple":[68],"subcircuits":[69,139],"them":[72],"separately.":[73],"Unfortunately,":[74],"involves":[77],"rerunning":[78],"time-consuming":[80],"ATPG":[81],"for":[82,98],"each":[83],"partitioned":[84,169],"subcircuit":[85,170],"solving":[87],"problem":[89],"of":[90,173],"how":[91],"achieve":[93],"an":[94],"acceptable":[95],"fault":[96,174],"coverage":[97],"glue":[100,136],"logic":[101,137],"between":[102,138],"subcircuits.":[103],"In":[104],"paper,":[106],"we":[107],"propose":[108],"novel":[110],"low-power":[111],"virtual":[112],"partitioning":[114,186],"technique":[115,194],"without":[116,171],"above-mentioned":[118],"shortcomings.":[119],"The":[120],"basic":[121],"idea":[122],"way":[130],"faults":[133],"can":[140,164],"be":[141,165],"detected":[142],"by":[143],"with":[145,160],"low":[146],"dissipation":[148,163],"applied":[151,166],"at":[152],"entire":[154],"level,":[156],"while":[157],"high":[161],"within":[167],"loss":[172],"coverage.":[175],"Scan":[176],"chain":[177],"routing":[178],"cost":[179],"has":[180],"also":[181],"been":[182],"considered":[183],"during":[184],"process.":[187],"Experimental":[188],"results":[189],"show":[190],"proposed":[193],"very":[196],"effective":[197],"reducing":[199],"power.":[201]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}