{"id":"https://openalex.org/W2116426145","doi":"https://doi.org/10.1109/test.2007.4437621","title":"A scanisland based design enabling prebond testability in die-stacked microprocessors","display_name":"A scanisland based design enabling prebond testability in die-stacked microprocessors","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2116426145","doi":"https://doi.org/10.1109/test.2007.4437621","mag":"2116426145"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072449537","display_name":"Dean L. Lewis","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dean L. Lewis","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng., Georgia Inst. of Tech., Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Georgia Inst. of Tech., Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110213344","display_name":"Hsien Hsin S. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsien Hsin S. Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng., Georgia Inst. of Tech., Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Georgia Inst. of Tech., Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072449537"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":9.8347,"has_fulltext":false,"cited_by_count":111,"citation_normalized_percentile":{"value":0.98387013,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.635622501373291},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.62635338306427},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6247512698173523},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5862561464309692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4947595000267029},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.4921490550041199},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.48830413818359375},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.48657143115997314},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42145857214927673},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.41666707396507263},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4005986750125885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30404192209243774},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2593514323234558}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.635622501373291},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.62635338306427},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6247512698173523},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5862561464309692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4947595000267029},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.4921490550041199},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.48830413818359375},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.48657143115997314},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42145857214927673},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.41666707396507263},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4005986750125885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30404192209243774},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2593514323234558},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W63944998","https://openalex.org/W1528223898","https://openalex.org/W1554885925","https://openalex.org/W1666750238","https://openalex.org/W1767514545","https://openalex.org/W1825637665","https://openalex.org/W1891950198","https://openalex.org/W1977873933","https://openalex.org/W2101586850","https://openalex.org/W2105977039","https://openalex.org/W2122969285","https://openalex.org/W2128817587","https://openalex.org/W2130183347","https://openalex.org/W2132321891","https://openalex.org/W2133044942","https://openalex.org/W2142760988","https://openalex.org/W2143807959","https://openalex.org/W2144462684","https://openalex.org/W2144746612","https://openalex.org/W2145547293","https://openalex.org/W2149811350","https://openalex.org/W2153215457","https://openalex.org/W2153705063","https://openalex.org/W2157080063","https://openalex.org/W2160174034","https://openalex.org/W2160252726","https://openalex.org/W2166852310","https://openalex.org/W3023876827","https://openalex.org/W4242017923","https://openalex.org/W4302458519","https://openalex.org/W6602613798","https://openalex.org/W6683155022","https://openalex.org/W6794063677"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2028082191","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W1965050610","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W2809933636","https://openalex.org/W2994788014"],"abstract_inverted_index":{"Die":[0],"stacking":[1],"is":[2,36,51,86,127],"a":[3,93,128,135,162,180,203],"promising":[4],"new":[5,152],"technology":[6,35],"that":[7,117,173],"enables":[8,191],"integration":[9,199],"of":[10,45,103,115],"devices":[11],"in":[12,19,27,71,100,141],"the":[13,43,72,81,89,101,104,113,156,168,192],"third":[14],"dimension.":[15],"Recent":[16],"research":[17],"thrusts":[18],"3D-integrated":[20],"microprocessor":[21],"design":[22,187],"have":[23],"demonstrated":[24],"significant":[25],"improvements":[26],"both":[28],"power":[29],"consumption":[30],"and":[31,107],"performance.":[32],"However,":[33],"this":[34,123,131,151],"currently":[37],"being":[38],"held":[39],"back":[40],"due":[41],"to":[42,79,96,137,171,196],"lack":[44],"test":[46,126,140,153,194],"technology.":[47],"Because":[48],"processor":[49],"functionality":[50],"partitioned":[52],"across":[53],"different":[54],"silicon":[55],"die":[56,73,116],"layers,":[57],"only":[58],"partial":[59],"circuitry":[60],"exists":[61],"on":[62,112,167],"each":[63,142],"layer":[64],"pre-bond.":[65],"In":[66,130],"current":[67],"3D":[68,164,198],"manufacturing,":[69],"layers":[70],"stack":[74],"are":[75],"simply":[76],"bonded":[77],"together":[78],"form":[80],"complete":[82],"processor;":[83],"no":[84],"testing":[85],"performed":[87],"at":[88,179],"pre-bond":[90,125,139,189],"stage.":[91],"Such":[92],"strategy":[94],"leads":[95],"an":[97,109],"exponential":[98],"decay":[99],"yield":[102],"final":[105,157],"product":[106],"places":[108],"economic":[110],"limit":[111],"number":[114],"can":[118,176],"be":[119,177],"stacked.":[120],"To":[121],"overcome":[122],"limit,":[124],"necessity.":[129],"paper,":[132],"we":[133,145,160],"present":[134],"technique":[136,175],"enable":[138],"layer.":[143],"Further,":[144],"address":[146],"several":[147],"issues":[148],"with":[149],"integrating":[150],"hardware":[154],"into":[155],"design.":[158],"Finally,":[159],"use":[161],"sample":[163],"floorplan":[165],"based":[166],"Alpha":[169],"21264":[170],"show":[172],"our":[174],"implemented":[178],"minimal":[181],"cost":[182],"(0.2%":[183],"area":[184],"overhead).":[185],"Our":[186],"for":[188,200],"testability":[190],"structural":[193],"necessary":[195],"continue":[197],"microprocessors":[201],"beyond":[202],"few":[204],"layers.":[205]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":18},{"year":2012,"cited_by_count":13}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}