{"id":"https://openalex.org/W2096241967","doi":"https://doi.org/10.1109/test.2007.4437615","title":"Enhancing signal controllability in functional test-benches through automatic constraint extraction","display_name":"Enhancing signal controllability in functional test-benches through automatic constraint extraction","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2096241967","doi":"https://doi.org/10.1109/test.2007.4437615","mag":"2096241967"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028985572","display_name":"Onur Guzey","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Onur Guzey","raw_affiliation_strings":["Department of ECE, University of California,\uc2a0Santa Barbara, USA","Dept. of ECE, California Univ., Santa Barbara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California,\uc2a0Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Dept. of ECE, California Univ., Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100369642","display_name":"Li-C. Wang","orcid":"https://orcid.org/0000-0003-4851-8004"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-C. Wang","raw_affiliation_strings":["Department of ECE, University of California,\uc2a0Santa Barbara, USA","Dept. of ECE, California Univ., Santa Barbara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California,\uc2a0Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Dept. of ECE, California Univ., Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108510816","display_name":"Jayanta Bhadra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jayanta Bhadra","raw_affiliation_strings":["Freescale Semiconductor, Inc., USA","[Freescale Semiconductor, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2291,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87874151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.8296835422515869},{"id":"https://openalex.org/keywords/test-bench","display_name":"Test bench","score":0.7480481266975403},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6448283195495605},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6340991258621216},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5003206729888916},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4255562722682953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4213688373565674},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4150884747505188},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.34245729446411133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2340606153011322},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09457221627235413}],"concepts":[{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.8296835422515869},{"id":"https://openalex.org/C2776266606","wikidata":"https://www.wikidata.org/wiki/Q476482","display_name":"Test bench","level":2,"score":0.7480481266975403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6448283195495605},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6340991258621216},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5003206729888916},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4255562722682953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4213688373565674},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4150884747505188},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.34245729446411133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2340606153011322},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09457221627235413},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1484413656","https://openalex.org/W1928232539","https://openalex.org/W1929801863","https://openalex.org/W1989445634","https://openalex.org/W2045487373","https://openalex.org/W2107519162","https://openalex.org/W2108560469","https://openalex.org/W2122347475","https://openalex.org/W2125227861","https://openalex.org/W2140894515","https://openalex.org/W2156026066","https://openalex.org/W2156278309","https://openalex.org/W2157086973","https://openalex.org/W2158454296","https://openalex.org/W6628750762"],"related_works":["https://openalex.org/W2036697162","https://openalex.org/W2332386680","https://openalex.org/W2561315646","https://openalex.org/W2248621902","https://openalex.org/W2003779889","https://openalex.org/W4205698120","https://openalex.org/W4239246781","https://openalex.org/W2542825942","https://openalex.org/W3201620972","https://openalex.org/W1496421768"],"abstract_inverted_index":{"Functional":[0],"test-bench":[1,40,70],"development":[2],"is":[3,17,31],"a":[4,32,78,90],"tedious":[5],"and":[6,23,102],"time-consuming":[7],"process":[8],"that":[9,50,85],"requires":[10],"tremendous":[11],"engineering":[12],"effort.":[13],"Developing":[14],"proper":[15],"test-benches":[16],"crucial":[18],"for":[19,99],"both":[20],"functional":[21],"verification":[22],"post-silicon":[24],"performance":[25],"validation.":[26],"Constrained":[27],"random":[28,60],"test":[29,61],"generation":[30,62],"popular":[33],"approach":[34,108],"to":[35],"alleviate":[36],"the":[37,104],"burden":[38],"of":[39,83,106],"development.":[41],"This":[42,64],"paper":[43],"presents":[44],"an":[45,56],"automatic":[46],"constraint":[47,100],"extraction":[48,101],"tool":[49,65],"can":[51,80],"be":[52],"easily":[53],"integrated":[54],"with":[55],"existing":[57],"commercial":[58],"constrained":[59],"framework.":[63],"extracts":[66],"constraints":[67],"by":[68],"analyzing":[69],"simulation":[71,95],"data.":[72],"These":[73],"constraints,":[74],"when":[75],"added":[76],"into":[77],"test-bench,":[79],"provide":[81],"controllability":[82],"signals":[84],"are":[86],"deeply":[87],"embedded":[88],"in":[89],"complex":[91],"design.":[92],"We":[93],"develop":[94],"data":[96],"mining":[97],"algorithms":[98],"demonstrate":[103],"effectiveness":[105],"our":[107],"based":[109],"on":[110],"OpenSparc":[111],"Tl":[112],"microprocessor.":[113]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}