{"id":"https://openalex.org/W2103474302","doi":"https://doi.org/10.1109/test.2007.4437605","title":"Real-time signal processing - a new PLL test approach","display_name":"Real-time signal processing - a new PLL test approach","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2103474302","doi":"https://doi.org/10.1109/test.2007.4437605","mag":"2103474302"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023026002","display_name":"Hideo Okawara","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hideo Okawara","raw_affiliation_strings":["Verigy Japan K. K., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Verigy Japan K. K., Tokyo, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5023026002"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14336362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"125","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9447000026702881,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9447000026702881,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7969603538513184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6569613814353943},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5804077982902527},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45469844341278076},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.45236605405807495},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3418560028076172},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20684117078781128},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1445721983909607},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12840330600738525}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7969603538513184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6569613814353943},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5804077982902527},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45469844341278076},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.45236605405807495},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3418560028076172},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20684117078781128},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1445721983909607},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12840330600738525},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1486800896","https://openalex.org/W1835394149","https://openalex.org/W2136578884","https://openalex.org/W2145540234"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2039966832","https://openalex.org/W2109284253","https://openalex.org/W2359819289"],"abstract_inverted_index":{"A":[0],"novel":[1],"waveform":[2],"digitizer":[3,34,52,152],"technique":[4,87],"in":[5,91,120,160],"an":[6,126],"SOC":[7],"tester":[8],"employs":[9],"a":[10,18,67,74,100,131],"real":[11],"time":[12],"signal-processing":[13],"unit":[14],"(RT-SPU)":[15],"working":[16],"as":[17],"frequency":[19,75,128],"down":[20,76],"converter":[21],"suitable":[22],"for":[23,54,141],"orthogonal":[24,60],"demodulation.":[25],"One":[26],"of":[27,32,41,79,115,125,135,144],"the":[28,49,80,116,136,149],"more":[29],"interesting":[30],"applications":[31],"this":[33,42,65,86,145],"is":[35,44,71,113],"PLL":[36,55,69,105,121],"device":[37,70,138],"characterization.":[38],"The":[39],"purpose":[40],"paper":[43,66],"to":[45],"demonstrate":[46],"how":[47],"effectively":[48],"RT-SPU":[50,150],"empowered":[51,151],"works":[53],"lock-in":[56,106],"trend":[57],"analysis":[58],"with":[59],"demodulation":[61],"method":[62],"(ODM).":[63],"In":[64,147],"single-chip":[68],"tested":[72],"applying":[73],"conversion":[77],"function":[78],"RT-SPU.":[81],"An":[82],"analyzation":[83],"process":[84],"using":[85],"will":[88],"be":[89],"described":[90],"detail":[92],"utilizing":[93],"mathematical,":[94],"spectral":[95],"and":[96,130,157],"graphical":[97],"analysis.":[98],"As":[99],"result,":[101],"it":[102],"reveals":[103],"intriguing":[104],"locus,":[107],"clearly":[108],"showing":[109],"\u201ccycle":[110],"slips,\u201d":[111],"which":[112],"one":[114],"most":[117],"important":[118],"factors":[119],"\u00b7\u00b7":[122],"design.":[123],"Measurements":[124],"abrupt":[127],"change":[129],"spectrum":[132],"spread":[133],"clocking":[134],"same":[137],"are":[139],"performed":[140],"further":[142],"comprehension":[143],"method.":[146],"conclusion":[148],"demonstrates":[153],"its":[154],"effective":[155],"performance":[156],"excellent":[158],"throughput":[159],"ODM.":[161]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}