{"id":"https://openalex.org/W2167236166","doi":"https://doi.org/10.1109/test.2007.4437592","title":"Gate delay ratio model for unified path delay analysis","display_name":"Gate delay ratio model for unified path delay analysis","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2167236166","doi":"https://doi.org/10.1109/test.2007.4437592","mag":"2167236166"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079106254","display_name":"Yukio Okuda","orcid":null},"institutions":[{"id":"https://openalex.org/I1304132090","display_name":"Sony (Taiwan)","ror":"https://ror.org/0214y7014","country_code":"TW","type":"company","lineage":["https://openalex.org/I1304132090","https://openalex.org/I4210143797"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yukio Okuda","raw_affiliation_strings":["Sony Corp., Atsugi#TAB#"],"affiliations":[{"raw_affiliation_string":"Sony Corp., Atsugi#TAB#","institution_ids":["https://openalex.org/I1304132090"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079106254"],"corresponding_institution_ids":["https://openalex.org/I1304132090"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15448852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"sc 14","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7230738401412964},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6641432642936707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5297219157218933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5235474109649658},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5072240829467773},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4822619557380676},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.46847003698349},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4646071791648865},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4403853714466095},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43937450647354126},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4301029443740845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29299044609069824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26009222865104675},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11737880110740662}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7230738401412964},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6641432642936707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5297219157218933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5235474109649658},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5072240829467773},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4822619557380676},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.46847003698349},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4646071791648865},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4403853714466095},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43937450647354126},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4301029443740845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29299044609069824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26009222865104675},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11737880110740662},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313559","display_name":"CERN","ror":"https://ror.org/01ggx4157"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1535528029","https://openalex.org/W1550189289","https://openalex.org/W1560300163","https://openalex.org/W1570166949","https://openalex.org/W1955440229","https://openalex.org/W2010478558","https://openalex.org/W2062190897","https://openalex.org/W2084128131","https://openalex.org/W2097421638","https://openalex.org/W2101719772","https://openalex.org/W2105291000","https://openalex.org/W2106124527","https://openalex.org/W2118477157","https://openalex.org/W2122507955","https://openalex.org/W2126811283","https://openalex.org/W2130719086","https://openalex.org/W2134067926","https://openalex.org/W2147670587","https://openalex.org/W2154054117","https://openalex.org/W2157946367","https://openalex.org/W2158875827","https://openalex.org/W2160841000","https://openalex.org/W2165221819","https://openalex.org/W2171086277","https://openalex.org/W2537621424","https://openalex.org/W2539032292","https://openalex.org/W2915214740","https://openalex.org/W2985035298","https://openalex.org/W6671256958","https://openalex.org/W6674547856","https://openalex.org/W6769672807"],"related_works":["https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2769457990","https://openalex.org/W1804063983","https://openalex.org/W2134944363","https://openalex.org/W2345182073","https://openalex.org/W1947426333"],"abstract_inverted_index":{"A":[0,13],"new":[1,73,129],"paradigm":[2,74,130],"of":[3,32,44,49,63,66,80,102,107,127],"path":[4,30],"delay":[5,20,51],"analysis":[6,106],"is":[7,25,75,114],"proposed":[8],"against":[9],"increasing":[10],"process":[11,140],"variation.":[12],"simple":[14],"yet":[15],"effective":[16],"model":[17,22],"-":[18,24],"gate":[19,58],"ratio":[21],"(GDRM)":[23],"introduced":[26],"to":[27,131,138],"analyze":[28],"the":[29,45,55,64,67,78,95,112,125,128],"delays":[31],"production":[33],"devices":[34,101],"without":[35],"modifying":[36],"device":[37],"circuits":[38],"and":[39,60,87,98,122,136,142],"ATE":[40],"systems.":[41],"Curve":[42],"fitting":[43],"power":[46],"voltage":[47,62],"dependence":[48],"a":[50,70],"on":[52,111,116],"GDRM":[53],"obtains":[54],"wire":[56],"delay,":[57,59],"threshold":[61],"transistors":[65],"gates":[68],"in":[69],"path.":[71],"The":[72,105,120],"verified":[76],"by":[77,94],"evaluation":[79],"scan":[81],"tests,":[82],"SRAM":[83,88],"MBISTs,":[84],"ring":[85],"oscillators,":[86],"test":[89],"chips,":[90],"which":[91],"were":[92],"fabricated":[93],"130,":[96],"90,":[97],"65":[99],"nm":[100],"three":[103],"companies.":[104],"parametric":[108,143],"failures":[109],"based":[110],"proposal":[113],"demonstrated":[115],"thermal":[117],"inversion":[118],"failures.":[119],"verification":[121],"demonstration":[123],"indicate":[124],"possibility":[126],"coordinate":[132],"design,":[133],"manufacturing,":[134],"characterization,":[135],"testing":[137],"reduce":[139],"variations":[141],"defects.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}