{"id":"https://openalex.org/W2151053034","doi":"https://doi.org/10.1109/test.2007.4437589","title":"An efficient SAT-based path delay fault ATPG with an unified sensitization model","display_name":"An efficient SAT-based path delay fault ATPG with an unified sensitization model","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2151053034","doi":"https://doi.org/10.1109/test.2007.4437589","mag":"2151053034"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071927585","display_name":"Shun-Yen Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shun-Yen Lu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043635160","display_name":"Ming-Ting Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Ting Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204273","display_name":"Jing-Jia Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Jia Liou","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9553,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78722387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9043599367141724},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7431636452674866},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.718753457069397},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6344767212867737},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6029635071754456},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.47914832830429077},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.47537723183631897},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46270468831062317},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44827932119369507},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41855278611183167},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4040113687515259},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3964213728904724},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33002108335494995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08839544653892517},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08710703253746033}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9043599367141724},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7431636452674866},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.718753457069397},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6344767212867737},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6029635071754456},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.47914832830429077},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.47537723183631897},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46270468831062317},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44827932119369507},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41855278611183167},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4040113687515259},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3964213728904724},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33002108335494995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08839544653892517},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08710703253746033},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1583304273","https://openalex.org/W1849928240","https://openalex.org/W1875192085","https://openalex.org/W1963606877","https://openalex.org/W1996808256","https://openalex.org/W2044560939","https://openalex.org/W2071559752","https://openalex.org/W2100089563","https://openalex.org/W2106555681","https://openalex.org/W2114766961","https://openalex.org/W2129369779","https://openalex.org/W2133005168","https://openalex.org/W2135303226","https://openalex.org/W2136150432","https://openalex.org/W2137012712","https://openalex.org/W2142785340","https://openalex.org/W2147964671","https://openalex.org/W2156306402","https://openalex.org/W2165207073","https://openalex.org/W4235871368","https://openalex.org/W4243933347","https://openalex.org/W4252933541"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W2165817266","https://openalex.org/W2127167802","https://openalex.org/W2093968635","https://openalex.org/W2360180534","https://openalex.org/W2109674123","https://openalex.org/W1493811107","https://openalex.org/W1910267371"],"abstract_inverted_index":{"Automatic":[0],"test":[1],"pattern":[2],"generation":[3],"(ATPG)":[4],"for":[5,13,67,84,115,132],"path":[6],"delay":[7],"faults":[8],"is":[9],"an":[10,24],"essential":[11],"tool":[12],"structurally":[14],"testing":[15],"performance":[16],"problems":[17],"of":[18,23,33,80,110,130],"circuits.":[19,135],"The":[20],"complexity":[21],"issues":[22],"ATPG":[25],"are":[26],"often":[27],"due":[28],"to":[29,40,49,76,93],"the":[30,51,78,82,88,98,112,122],"large":[31],"number":[32],"selected":[34],"target":[35],"paths":[36,117],"and":[37,73],"assorted":[38],"ways":[39],"sensitize":[41],"these":[42],"paths.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47,60,91,105,125],"tried":[48],"address":[50],"later":[52],"problem":[53,79],"by":[54,118],"applying":[55],"a":[56,62],"SAT":[57,63,89,113],"solver.":[58],"First,":[59],"introduce":[61],"model":[64,114],"(CNF":[65],"formats)":[66],"all":[68,95],"sensitization":[69,96],"criteria:":[70],"robust,":[71],"non-robust":[72],"function-sensitizable.":[74],"Then,":[75],"ease":[77],"re-constructing":[81],"circuit":[83],"every":[85,116],"criteria":[86],"in":[87],"solver,":[90],"proposed":[92],"unify":[94],"under":[97],"same":[99],"model.":[100],"We":[101],"also":[102],"found":[103],"that":[104],"could":[106,126],"further":[107],"save":[108],"efforts":[109],"re-building":[111],"sharing":[119],"constraints.":[120],"Applying":[121],"above":[123],"techniques,":[124],"achieve":[127],"10-1000":[128],"times":[129],"speedup":[131],"most":[133],"benchmark":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}