{"id":"https://openalex.org/W2122241287","doi":"https://doi.org/10.1109/test.2007.4437586","title":"Design for test features of the ARM clock control macro","display_name":"Design for test features of the ARM clock control macro","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2122241287","doi":"https://doi.org/10.1109/test.2007.4437586","mag":"2122241287"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004297758","display_name":"Frank Frederick","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Frederick","raw_affiliation_strings":["ARM, Inc., Austin, TX, USA","ARM, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210156213"]},{"raw_affiliation_string":"ARM, Austin, TX","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017501220","display_name":"Teresa McLaurin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Teresa McLaurin","raw_affiliation_strings":["ARM, Inc., Austin, TX, USA","ARM, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210156213"]},{"raw_affiliation_string":"ARM, Austin, TX","institution_ids":["https://openalex.org/I4210156213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3184,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64492684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7436873316764832},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7137658596038818},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6853383183479309},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6728050708770752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5916001796722412},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5770480632781982},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5491247177124023},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5090817809104919},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4745512902736664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47387075424194336},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4691024720668793},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4488607943058014},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4403547942638397},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2964654564857483},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2751576900482178},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1727602779865265},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13891145586967468},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.11804839968681335},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0780555009841919}],"concepts":[{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7436873316764832},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7137658596038818},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6853383183479309},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6728050708770752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5916001796722412},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5770480632781982},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5491247177124023},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5090817809104919},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4745512902736664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47387075424194336},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4691024720668793},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4488607943058014},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4403547942638397},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2964654564857483},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2751576900482178},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1727602779865265},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13891145586967468},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.11804839968681335},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0780555009841919},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2117188119","https://openalex.org/W2124407221","https://openalex.org/W2144746612"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W1662010573","https://openalex.org/W4247089581","https://openalex.org/W2174922170"],"abstract_inverted_index":{"The":[0],"ability":[1,60,69],"to":[2,17,34,40,61,70,101],"apply":[3],"a":[4,35,56],"slow":[5],"shift":[6],"clock":[7,14,26,75,82],"and":[8,44,67,76,97],"an":[9],"at-speed":[10],"capture":[11],"or":[12],"functional":[13,43],"is":[15,85],"required":[16],"keep":[18],"the":[19,42,50,59,68,73,77],"average":[20],"power":[21],"down":[22],"during":[23],"test.":[24],"A":[25],"control":[27,62,83],"macro":[28,84],"(CCM)":[29],"that":[30,92],"can":[31],"be":[32,102],"attached":[33],"PLL":[36,78],"has":[37,94],"been":[38],"designed":[39],"meet":[41],"structural":[45],"test":[46],"clocking":[47],"needs":[48],"of":[49],"Cortextrade-A8":[51],"microprocessor":[52],"core.":[53],"This":[54,81],"includes":[55],"glitchless":[57],"multiplexer,":[58],"separate":[63],"clocks":[64],"in":[65,91],"isolation":[66],"switch":[71],"between":[72],"reference":[74],"VCO":[79],"clock.":[80],"different":[86],"from":[87],"previous":[88],"ARM":[89],"CCMs":[90],"it":[93,98],"extra":[95],"capability":[96],"was":[99],"coded":[100],"synthesizable":[103],"for":[104],"reuse.":[105]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}