{"id":"https://openalex.org/W2099401609","doi":"https://doi.org/10.1109/test.2007.4437564","title":"Silicon evaluation of longest path avoidance testing for small delay defects","display_name":"Silicon evaluation of longest path avoidance testing for small delay defects","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2099401609","doi":"https://doi.org/10.1109/test.2007.4437564","mag":"2099401609"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029619346","display_name":"Ritesh Turakhia","orcid":null},"institutions":[{"id":"https://openalex.org/I37891753","display_name":"Integrated Device Technology (United States)","ror":"https://ror.org/03yvs0f43","country_code":"US","type":"company","lineage":["https://openalex.org/I37891753","https://openalex.org/I4210153176"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ritesh Turakhia","raw_affiliation_strings":["Integrated Circuit Design and Test Laboratory, Portland, OR, USA"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design and Test Laboratory, Portland, OR, USA","institution_ids":["https://openalex.org/I37891753"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001994622","display_name":"W.R. Daasch","orcid":null},"institutions":[{"id":"https://openalex.org/I37891753","display_name":"Integrated Device Technology (United States)","ror":"https://ror.org/03yvs0f43","country_code":"US","type":"company","lineage":["https://openalex.org/I37891753","https://openalex.org/I4210153176"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Robert Daasch","raw_affiliation_strings":["Integrated Circuit Design and Test Laboratory, Portland, OR, USA"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design and Test Laboratory, Portland, OR, USA","institution_ids":["https://openalex.org/I37891753"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023461809","display_name":"Robin Ward","orcid":"https://orcid.org/0000-0001-8459-4114"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mark Ward","raw_affiliation_strings":["LSI Logic, Gresham, OR, USA"],"affiliations":[{"raw_affiliation_string":"LSI Logic, Gresham, OR, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064202169","display_name":"John Van Slyke","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"John Van Slyke","raw_affiliation_strings":["LSI Logic, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"LSI Logic, Minneapolis, MN, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029619346"],"corresponding_institution_ids":["https://openalex.org/I37891753"],"apc_list":null,"apc_paid":null,"fwci":2.5414,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.89401758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6443606019020081},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6030500531196594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5872523188591003},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5866710543632507},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5112721920013428},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.46300792694091797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29596346616744995},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.2602517604827881},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19010290503501892},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11185407638549805},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06999155879020691}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6443606019020081},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6030500531196594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5872523188591003},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5866710543632507},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5112721920013428},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.46300792694091797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29596346616744995},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.2602517604827881},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19010290503501892},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11185407638549805},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06999155879020691},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1884607559","https://openalex.org/W1971783651","https://openalex.org/W1991398325","https://openalex.org/W2096437225","https://openalex.org/W2097328429","https://openalex.org/W2098171066","https://openalex.org/W2101719772","https://openalex.org/W2111263361","https://openalex.org/W2113399863","https://openalex.org/W2116378397","https://openalex.org/W2120349980","https://openalex.org/W2125875747","https://openalex.org/W2130704241","https://openalex.org/W2139098916","https://openalex.org/W2146413823","https://openalex.org/W2147670587","https://openalex.org/W2151874658","https://openalex.org/W2152042493","https://openalex.org/W2154024476","https://openalex.org/W2154417534","https://openalex.org/W2154695555","https://openalex.org/W3147331103","https://openalex.org/W4253686352","https://openalex.org/W6678770478","https://openalex.org/W6681895212","https://openalex.org/W6682775469"],"related_works":["https://openalex.org/W2033512842","https://openalex.org/W4322734194","https://openalex.org/W4233600955","https://openalex.org/W2913665393","https://openalex.org/W2369695847","https://openalex.org/W3005535424","https://openalex.org/W2994319598","https://openalex.org/W2047067935","https://openalex.org/W1607054433","https://openalex.org/W2110842462"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3],"silicon":[4],"evaluation":[5],"of":[6,54,65],"testing":[7,23,68],"for":[8,21,61],"small-delay":[9],"defects":[10,33],"using":[11],"an":[12],"approach":[13],"called":[14],"Longest":[15],"Path":[16],"Avoidance":[17],"testing.":[18,39],"The":[19],"motivation":[20],"LPA":[22],"is":[24],"to":[25],"improve":[26],"outgoing":[27],"product":[28],"quality":[29],"by":[30],"identifying":[31],"delay":[32,38,67],"that":[34],"escape":[35],"critical":[36],"path":[37],"Results":[40],"from":[41],"experiments":[42],"run":[43],"on":[44],"high":[45],"volume":[46],"production":[47],"180nm":[48],"ASIC":[49],"are":[50,69],"quantified":[51],"in":[52],"terms":[53],"test":[55],"escapes":[56],"and":[57],"reliability":[58],"escapes.":[59],"Techniques":[60],"modeling":[62],"the":[63],"impact":[64],"small-":[66],"discussed.":[70]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}