{"id":"https://openalex.org/W2153741073","doi":"https://doi.org/10.1109/test.2007.4437563","title":"On ATPG for multiple aggressor crosstalk faults in presence of gate delays","display_name":"On ATPG for multiple aggressor crosstalk faults in presence of gate delays","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2153741073","doi":"https://doi.org/10.1109/test.2007.4437563","mag":"2153741073"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083336045","display_name":"Kunal Ganeshpure","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kunal P. Ganeshpure","raw_affiliation_strings":["University of Massachusetts, Amherst, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054064879","display_name":"Sandip Kundu","orcid":"https://orcid.org/0000-0001-8221-3824"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Kundu","raw_affiliation_strings":["University of Massachusetts, Amherst, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083336045"],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":1.906,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.86659021,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7216202020645142},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6410350799560547},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6008669137954712},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5244600772857666},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.46873363852500916},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.45980751514434814},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45935583114624023},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45211634039878845},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4405280351638794},{"id":"https://openalex.org/keywords/fan-in","display_name":"Fan-in","score":0.4274868369102478},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.42148762941360474},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.394911527633667},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.371442973613739},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33539146184921265},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3323301076889038},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26948532462120056},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22248432040214539},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10646164417266846}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7216202020645142},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6410350799560547},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6008669137954712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5244600772857666},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.46873363852500916},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.45980751514434814},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45935583114624023},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45211634039878845},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4405280351638794},{"id":"https://openalex.org/C179431463","wikidata":"https://www.wikidata.org/wiki/Q1760638","display_name":"Fan-in","level":2,"score":0.4274868369102478},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.42148762941360474},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.394911527633667},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.371442973613739},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33539146184921265},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3323301076889038},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26948532462120056},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22248432040214539},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10646164417266846},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2007.4437563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.umass.edu:ece_faculty_pubs-1908","is_oa":false,"landing_page_url":"https://scholarworks.umass.edu/ece_faculty_pubs/909","pdf_url":null,"source":{"id":"https://openalex.org/S4306402057","display_name":"Scholarworks (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publication Series","raw_type":"text"},{"id":"pmh:oai:scholarworks.umass.edu:20.500.14394/21595","is_oa":false,"landing_page_url":"https://hdl.handle.net/20.500.14394/21595","pdf_url":null,"source":{"id":"https://openalex.org/S4306402057","display_name":"Scholarworks (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"published","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.46000000834465027,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1488887879","https://openalex.org/W1533929464","https://openalex.org/W1930731203","https://openalex.org/W2011039300","https://openalex.org/W2013221816","https://openalex.org/W2032508248","https://openalex.org/W2082523846","https://openalex.org/W2097811636","https://openalex.org/W2098706146","https://openalex.org/W2100783269","https://openalex.org/W2119130057","https://openalex.org/W2121672421","https://openalex.org/W2130670097","https://openalex.org/W2144573344","https://openalex.org/W2151023294","https://openalex.org/W2152724929","https://openalex.org/W2160444875","https://openalex.org/W2163586482","https://openalex.org/W2164152101","https://openalex.org/W2476096155","https://openalex.org/W4236812302","https://openalex.org/W4247972904","https://openalex.org/W6631995912","https://openalex.org/W6640360771","https://openalex.org/W6682220398","https://openalex.org/W6682469502"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2362904186","https://openalex.org/W2114232017","https://openalex.org/W1997308464","https://openalex.org/W2025241521","https://openalex.org/W4281385583"],"abstract_inverted_index":{"Crosstalk":[0],"faults":[1],"have":[2,22],"emerged":[3],"as":[4,121,133],"a":[5,23,48,69,85,93,97,122,144],"significant":[6],"mechanism":[7],"for":[8,101],"circuit":[9,145],"failure.":[10],"Long":[11],"signal":[12],"nets":[13],"are":[14,141],"of":[15,72,161],"particular":[16],"concern":[17],"because":[18],"they":[19],"tend":[20],"to":[21,27,42,55,152],"higher":[24],"coupling":[25],"capacitance":[26,29,163],"overall":[28],"ratio.":[30],"A":[31],"typical":[32],"long":[33],"net":[34,81],"also":[35],"has":[36],"multiple":[37],"aggressors.":[38],"In":[39,88],"generating":[40],"patterns":[41],"create":[43],"maximal":[44,70,116],"crosstalk":[45],"noise":[46],"on":[47,67],"net,":[49],"it":[50],"may":[51],"not":[52],"be":[53,166],"possible":[54],"activate":[56],"all":[57],"aggressors":[58,73],"logically":[59],"or":[60],"simultaneously.":[61],"Therefore,":[62],"pattern":[63],"generation":[64],"must":[65],"focus":[66],"activating":[68],"subset":[71],"switching":[74],"around":[75],"the":[76,79,102,127,138],"same":[77],"time":[78],"victim":[80],"switches.":[82],"This":[83],"is":[84,119,131],"well-known":[86],"problem.":[87],"this":[89],"paper,":[90],"we":[91],"present":[92],"novel":[94],"solution":[95],"assuming":[96],"unit":[98],"delay":[99],"model":[100],"gates,":[103],"combining":[104],"0-1":[105],"integer":[106],"linear":[107,123],"program":[108],"(ILP)":[109],"with":[110],"traditional":[111],"stuck-at":[112],"fault":[113,128],"ATPG.":[114],"The":[115,147],"aggressor":[117],"activation":[118],"formulated":[120],"programming":[124],"problem":[125,136],"while":[126],"effect":[129],"propagation":[130],"treated":[132],"an":[134],"ATPG":[135],"and":[137],"gate":[139],"delays":[140],"subsumed":[142],"by":[143],"transformation.":[146],"proposed":[148],"technique":[149],"was":[150],"applied":[151],"ISCAS":[153],"85":[154],"benchmark":[155],"circuits.":[156],"Results":[157],"indicate":[158],"that":[159,164],"percentage":[160],"total":[162],"can":[165],"switched":[167],"varies":[168],"from":[169],"30-80%.":[170]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}