{"id":"https://openalex.org/W2095894154","doi":"https://doi.org/10.1109/test.2007.4437562","title":"Test cost reduction for the AMD™ Athlon processor using test partitioning","display_name":"Test cost reduction for the AMD™ Athlon processor using test partitioning","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2095894154","doi":"https://doi.org/10.1109/test.2007.4437562","mag":"2095894154"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069836668","display_name":"Anuja Sehgal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anuja Sehgal","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065640632","display_name":"Jeff Fitzgerald","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Jeff Fitzgerald","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA","Advanced Micro Devices, Sunnyvale, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA#TAB#","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083100857","display_name":"Jeff Rearick","orcid":null},"institutions":[{"id":"https://openalex.org/I2801299839","display_name":"Collins College","ror":"https://ror.org/03rb26y64","country_code":"US","type":"education","lineage":["https://openalex.org/I2801299839"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Rearick","raw_affiliation_strings":["Advanced Micro Devices, Inc., Fort Collins, CO, USA","2950 E. Harmony Road, Ft. Collins, CO 80528, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"2950 E. Harmony Road, Ft. Collins, CO 80528, USA","institution_ids":["https://openalex.org/I2801299839"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069836668"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":2.8499,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.9054578,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"13","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8477868437767029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6437368392944336},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6395142078399658},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5772119164466858},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5672178268432617},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5626904964447021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5614592432975769},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5578316450119019},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5541710257530212},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49511948227882385},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4884718954563141},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4637157917022705},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4513026475906372},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41780680418014526},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39042410254478455},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.34087035059928894},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34004461765289307},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23020902276039124},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.15578994154930115},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12847855687141418},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12847214937210083},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09680429100990295}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8477868437767029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6437368392944336},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6395142078399658},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5772119164466858},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5672178268432617},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5626904964447021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5614592432975769},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5578316450119019},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5541710257530212},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49511948227882385},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4884718954563141},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4637157917022705},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4513026475906372},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41780680418014526},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39042410254478455},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.34087035059928894},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34004461765289307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23020902276039124},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.15578994154930115},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12847855687141418},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12847214937210083},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09680429100990295},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1487165447","https://openalex.org/W1501987125","https://openalex.org/W1536055443","https://openalex.org/W1557977552","https://openalex.org/W1596724070","https://openalex.org/W1832971077","https://openalex.org/W1837496673","https://openalex.org/W1931458304","https://openalex.org/W2097483546","https://openalex.org/W2097835067","https://openalex.org/W2101924668","https://openalex.org/W2104548962","https://openalex.org/W2129632153","https://openalex.org/W2130183347","https://openalex.org/W2130430551","https://openalex.org/W2132654661","https://openalex.org/W2134808608","https://openalex.org/W2137590729","https://openalex.org/W2138784704","https://openalex.org/W2139027747","https://openalex.org/W2140479749","https://openalex.org/W2152763367","https://openalex.org/W2154856108","https://openalex.org/W2170533364","https://openalex.org/W2503952136"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W1588361197","https://openalex.org/W2157212570","https://openalex.org/W2091533492","https://openalex.org/W2141620082","https://openalex.org/W1991935474","https://openalex.org/W1579528621","https://openalex.org/W3088373974","https://openalex.org/W1953724919","https://openalex.org/W2134369540"],"abstract_inverted_index":{"The":[0,51],"application":[1,30],"of":[2,53,67,88],"SOC-style":[3],"test":[4,29,81],"partitioning":[5,55],"to":[6,45,84],"a":[7,64,77,85],"monolithic":[8],"microprocessor":[9],"design":[10,101],"results":[11,33],"in":[12,60,74,80],"considerable":[13],"benefits,":[14],"including":[15],"simpler":[16],"and":[17,98],"faster":[18,23],"ATPG,":[19],"reduced":[20,28],"ECO":[21],"impact,":[22],"debug,":[24],"and,":[25],"most":[26],"surprisingly,":[27],"time.":[31],"These":[32],"challenge":[34],"the":[35,42,54,57,62,68,89,95,100],"orthodoxy":[36],"that":[37],"flat,":[38],"top-level":[39],"ATPG":[40,96],"is":[41],"best":[43],"method":[44],"produce":[46],"an":[47],"optimal":[48],"pattern":[49],"set.":[50],"granularity":[52],"was":[56],"key":[58],"factor":[59],"achieving":[61],"results:":[63],"33-element":[65],"partition":[66,109],"AMD\u2122":[69],"Athlon":[70],"CPU":[71],"chip":[72],"resulted":[73],"better":[75],"than":[76],"\u223c80%":[78],"reduction":[79],"time":[82],"compared":[83],"flat":[86],"model":[87],"entire":[90],"chip.":[91],"This":[92],"paper":[93],"describes":[94],"experiments":[97],"quantifies":[99],"overhead":[102],"required":[103],"for":[104],"implementing":[105],"wrapper":[106],"cells":[107],"at":[108],"boundaries.":[110]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}