{"id":"https://openalex.org/W2063088058","doi":"https://doi.org/10.1109/test.2005.1584117","title":"Panel discussion for \"have we overcome the challenges associated with soc and multi-core testing?\"","display_name":"Panel discussion for \"have we overcome the challenges associated with soc and multi-core testing?\"","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2063088058","doi":"https://doi.org/10.1109/test.2005.1584117","mag":"2063088058"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1584117","is_oa":false,"landing_page_url":"http://doi.org/10.1109/test.2005.1584117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016325470","display_name":"N. Chelstrom","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N. Chelstrom","raw_affiliation_strings":["IBM, Austin TX"],"affiliations":[{"raw_affiliation_string":"IBM, Austin TX","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5016325470"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12507612,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1296","last_page":"1297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7421903610229492},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7030147314071655},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6908345222473145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6827540993690491},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6650305986404419},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6538867950439453},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6017953753471375},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5922083854675293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48669010400772095},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.46280306577682495},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4531148672103882},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42408353090286255},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2934560775756836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2178754210472107},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1962352991104126},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10903316736221313},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09406134486198425}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7421903610229492},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7030147314071655},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6908345222473145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6827540993690491},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6650305986404419},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6538867950439453},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6017953753471375},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5922083854675293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48669010400772095},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.46280306577682495},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4531148672103882},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42408353090286255},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2934560775756836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2178754210472107},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1962352991104126},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10903316736221313},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09406134486198425},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1584117","is_oa":false,"landing_page_url":"http://doi.org/10.1109/test.2005.1584117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W1768820276"],"abstract_inverted_index":{"With":[0],"a":[1],"growing":[2],"number":[3],"of":[4,27,30],"system-on-chip":[5],"(SoC)":[6],"and":[7,36,49],"multi-core":[8,37],"products":[9,23],"entering":[10],"the":[11,20,31,56,59],"marketplace,":[12],"innovative":[13],"solutions":[14],"have":[15],"been":[16],"created":[17],"to":[18,41],"overcome":[19,63],"challenges":[21,32,65],"these":[22,64],"bring":[24],"in":[25],"terms":[26],"testability.":[28],"Some":[29],"associated":[33],"with":[34],"SoC":[35],"testing":[38],"are":[39],"related":[40,51],"scan":[42],"test,":[43,45],"memory":[44],"asynchronous":[46],"interface,":[47],"debug,":[48],"tester":[50],"challenges.":[52],"This":[53],"paper":[54],"describes":[55],"particular":[57],"ways":[58],"CELL":[60],"processor":[61],"has":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}