{"id":"https://openalex.org/W2134374959","doi":"https://doi.org/10.1109/test.2005.1584062","title":"Node sensitivity analysis for soft errors in CMOS logic","display_name":"Node sensitivity analysis for soft errors in CMOS logic","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2134374959","doi":"https://doi.org/10.1109/test.2005.1584062","mag":"2134374959"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1584062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082638823","display_name":"B. Gill","orcid":null},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.S. Gill","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046620750","display_name":"C. Papachristou","orcid":"https://orcid.org/0000-0002-5399-3208"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Papachristou","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110198567","display_name":"Francis Wolff","orcid":null},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.G. Wolff","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022491215","display_name":"N. Seifert","orcid":"https://orcid.org/0000-0001-6780-9953"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Seifert","raw_affiliation_strings":["Logic Technology Development Q&R, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Q&R, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.1349,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.96450788,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"964","last_page":"972"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10780","display_name":"Reliability and Maintenance Optimization","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2213","display_name":"Safety, Risk, Reliability and Quality"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.6697751879692078},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6655616760253906},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6106641292572021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5952543020248413},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5940784811973572},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5258175134658813},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4501112997531891},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22049960494041443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18164467811584473},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1344347596168518},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.09066712856292725}],"concepts":[{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.6697751879692078},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6655616760253906},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6106641292572021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5952543020248413},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5940784811973572},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5258175134658813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4501112997531891},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22049960494041443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18164467811584473},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1344347596168518},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.09066712856292725}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1584062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1519023522","https://openalex.org/W1581761235","https://openalex.org/W1945306823","https://openalex.org/W1946611508","https://openalex.org/W1973017703","https://openalex.org/W1993686617","https://openalex.org/W2013185880","https://openalex.org/W2033346530","https://openalex.org/W2044444099","https://openalex.org/W2069615369","https://openalex.org/W2104122494","https://openalex.org/W2115931082","https://openalex.org/W2116097016","https://openalex.org/W2121395914","https://openalex.org/W2127365946","https://openalex.org/W2127402986","https://openalex.org/W2141068710","https://openalex.org/W2142358791","https://openalex.org/W2149394641","https://openalex.org/W2154941994","https://openalex.org/W2157629136","https://openalex.org/W2169213530","https://openalex.org/W2171347834","https://openalex.org/W2574616222","https://openalex.org/W4229966209","https://openalex.org/W6640706313"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W975040225","https://openalex.org/W2041615232","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2149032943","https://openalex.org/W2154081718","https://openalex.org/W2575349682","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"an":[5,85],"approach":[6,98,114],"for":[7,56,66,135],"computing":[8],"soft":[9],"error":[10],"susceptibility":[11],"of":[12,43,60,80,108,122],"nodes":[13,44,83],"in":[14],"large":[15],"CMOS":[16],"circuits":[17,123,138],"at":[18,128],"the":[19,27,40,61,77,81,120,129],"transistor":[20,82],"level.":[21,131],"The":[22],"node":[23],"sensitivity":[24],"depends":[25],"on":[26],"electrical,":[28],"logic,":[29],"and":[30,48],"timing":[31],"masking.":[32],"An":[33,72],"efficient":[34],"technique":[35,74],"is":[36,91,105],"developed":[37],"to":[38,75,118,124],"compute":[39,76],"electrical":[41],"masking":[42,79],"using":[45,63,84],"characterization":[46],"tables":[47,55],"inverse":[49],"pulse":[50],"propagation.":[51],"We":[52],"generated":[53],"these":[54],"every":[57],"logic":[58,78],"cell":[59],"library":[62],"Spice":[64,100],"simulations":[65],"a":[67],"100":[68],"nm":[69],"process":[70],"technology.":[71],"additional":[73],"automatic":[86],"test":[87],"pattern":[88],"generation":[89],"tool":[90],"described.":[92],"Our":[93],"results":[94],"show":[95],"that":[96],"our":[97],"has":[99],"like":[101],"accuracy":[102],"but":[103],"it":[104],"several":[106],"orders":[107],"magnitude":[109],"faster":[110],"than":[111],"Spice.":[112],"This":[113],"can":[115],"be":[116],"used":[117],"analyze":[119],"vulnerability":[121],"single":[125],"event":[126],"upsets":[127],"chip":[130],"Results":[132],"are":[133],"provided":[134],"ISCAS85":[136],"benchmark":[137]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}