{"id":"https://openalex.org/W2160218852","doi":"https://doi.org/10.1109/test.2005.1584035","title":"Enabling yield analysis with x-compact","display_name":"Enabling yield analysis with x-compact","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2160218852","doi":"https://doi.org/10.1109/test.2005.1584035","mag":"2160218852"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1584035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091651216","display_name":"Zlatan Stanojevi\u0107","orcid":"https://orcid.org/0000-0003-3286-6346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Z. Stanojevic","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019655330","display_name":"Ruifeng Guo","orcid":"https://orcid.org/0009-0000-9075-1884"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruifeng Guo","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101549581","display_name":"S. Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091651216"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.5086,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89524415,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"726","last_page":"734"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.6931474804878235},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6250450015068054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5351020097732544},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.524307370185852},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4824107885360718},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4713078439235687},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46710363030433655},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45411184430122375},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44981175661087036},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43401825428009033},{"id":"https://openalex.org/keywords/limiter","display_name":"Limiter","score":0.42251744866371155},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3800888657569885},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35576945543289185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2958468496799469},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18607383966445923},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1678905487060547},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.15134859085083008},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14455854892730713},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11264488101005554}],"concepts":[{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.6931474804878235},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6250450015068054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5351020097732544},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.524307370185852},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4824107885360718},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4713078439235687},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46710363030433655},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45411184430122375},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44981175661087036},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43401825428009033},{"id":"https://openalex.org/C45011657","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiter","level":2,"score":0.42251744866371155},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3800888657569885},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35576945543289185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2958468496799469},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18607383966445923},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1678905487060547},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.15134859085083008},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14455854892730713},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11264488101005554},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1584035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1559956812","https://openalex.org/W1576951655","https://openalex.org/W1582825744","https://openalex.org/W1604385461","https://openalex.org/W1864256460","https://openalex.org/W2019631303","https://openalex.org/W2021463588","https://openalex.org/W2046280094","https://openalex.org/W2052639770","https://openalex.org/W2087289986","https://openalex.org/W2098374349","https://openalex.org/W2105282021","https://openalex.org/W2106686637","https://openalex.org/W2134998505","https://openalex.org/W2136534898","https://openalex.org/W2138735239","https://openalex.org/W2139009001","https://openalex.org/W2140283778","https://openalex.org/W2149093111","https://openalex.org/W2149494050","https://openalex.org/W2153336129","https://openalex.org/W2156135314","https://openalex.org/W2159871346","https://openalex.org/W4233616805","https://openalex.org/W6681931124","https://openalex.org/W6682211212"],"related_works":["https://openalex.org/W2752479413","https://openalex.org/W2143881398","https://openalex.org/W2118952760","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2105463797","https://openalex.org/W2132547051","https://openalex.org/W4233954302"],"abstract_inverted_index":{"X-compactor":[0,39],"is":[1,8],"an":[2],"X-tolerant":[3],"test":[4,14,18,31,110],"response":[5,36],"compactor":[6],"that":[7],"useful":[9],"for":[10,25,48,71,115],"massive":[11],"reduction":[12],"of":[13],"data":[15,73,107],"volume":[16,77,102],"and":[17,82,96],"time.":[19],"This":[20],"paper":[21],"presents":[22],"a":[23,55],"technique":[24,87],"identifying":[26],"failing":[27,43],"flip-flops":[28,44],"during":[29,75],"scan":[30,68],"directly":[32],"from":[33,38,108],"the":[34],"compacted":[35],"obtained":[37],"outputs.":[40],"The":[41,85,105],"identified":[42],"can":[45],"be":[46],"used":[47,99],"several":[49],"purposes":[50],"-":[51],"as":[52],"inputs":[53],"to":[54,59,65,79,91],"scan-based":[56,93],"diagnosis":[57,94],"tool":[58],"diagnose":[60],"defects":[61],"in":[62,100],"combinational":[63],"logic,":[64],"identify":[66],"defective":[67],"chains,":[69],"or":[70],"statistical":[72],"collection":[74],"high":[76,101],"manufacturing":[78,103],"analyze":[80],"deformations":[81],"yield":[83],"limiters.":[84],"presented":[86],"requires":[88],"no":[89],"modification":[90],"existing":[92],"tools":[95],"has":[97],"been":[98],"flows.":[104],"experimental":[106],"production":[109],"flows":[111],"demonstrates":[112],"its":[113],"effectiveness":[114],"industrial":[116],"designs.":[117]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}