{"id":"https://openalex.org/W1519746349","doi":"https://doi.org/10.1109/test.2005.1584031","title":"Logic soft errors a major barrier to robust platform design","display_name":"Logic soft errors a major barrier to robust platform design","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W1519746349","doi":"https://doi.org/10.1109/test.2005.1584031","mag":"1519746349"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1584031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100694852","display_name":"Ming Zhang","orcid":"https://orcid.org/0009-0006-7635-3517"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ming Zhang","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.M. Mak","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022491215","display_name":"N. Seifert","orcid":"https://orcid.org/0000-0001-6780-9953"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Seifert","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087877316","display_name":"V. Zia","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Zia","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028017891","display_name":"Kee Sup Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kee Sup Kim","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5036312663"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":8.0418,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.97579598,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"687","last_page":"696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.880150318145752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6869460344314575},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5765491724014282},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5321791768074036},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.509044349193573},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4762972891330719},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47575634717941284},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45918840169906616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4445214569568634},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4366234540939331},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4199478328227997},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4078395366668701},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3408958613872528},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2746277451515198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22772517800331116},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14741367101669312}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.880150318145752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6869460344314575},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5765491724014282},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5321791768074036},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.509044349193573},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4762972891330719},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47575634717941284},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45918840169906616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4445214569568634},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4366234540939331},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4199478328227997},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4078395366668701},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3408958613872528},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2746277451515198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22772517800331116},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14741367101669312},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1584031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1581761235","https://openalex.org/W1772618440","https://openalex.org/W1976431848","https://openalex.org/W2008482633","https://openalex.org/W2066929795","https://openalex.org/W2116059696","https://openalex.org/W2122502313","https://openalex.org/W2127107529","https://openalex.org/W2127795505","https://openalex.org/W2130189691","https://openalex.org/W2134374959","https://openalex.org/W2153317824","https://openalex.org/W2160993194","https://openalex.org/W2161549238","https://openalex.org/W2162465831","https://openalex.org/W2165911142","https://openalex.org/W2544676522","https://openalex.org/W4240029073","https://openalex.org/W6679084487","https://openalex.org/W6683657071","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W3040935927","https://openalex.org/W1993206924","https://openalex.org/W2066664769","https://openalex.org/W2168546702","https://openalex.org/W2897915160","https://openalex.org/W2518564956"],"abstract_inverted_index":{"Radiation":[0],"induced":[1],"soft":[2,14,52,63,82],"errors":[3],"in":[4,20,71,79],"flip-flops,":[5],"latches":[6],"and":[7,29,34,55,91,94],"combinational":[8],"logic":[9,13],"circuits,":[10],"also":[11],"called":[12],"errors,":[15],"pose":[16],"a":[17],"major":[18,38],"challenge":[19],"the":[21,41,80,95],"design":[22,86],"of":[23,43,76],"robust":[24],"platforms":[25],"for":[26,61],"enterprise":[27],"computing":[28],"networking":[30],"applications.":[31],"Associated":[32],"power":[33,97],"performance":[35],"overheads":[36],"are":[37],"barriers":[39],"to":[40,47,103],"adoption":[42],"classical":[44,104],"fault-tolerance":[45,105],"techniques":[46],"protect":[48],"such":[49],"systems":[50],"from":[51],"errors.":[53],"Design-for-functional-test":[54],"debug":[56],"resources":[57],"can":[58],"be":[59],"reused":[60],"built-in":[62],"error":[64,83],"resilience":[65],"during":[66],"normal":[67],"system":[68],"operation":[69],"resulting":[70],"more":[72],"than":[73],"an":[74],"order":[75],"magnitude":[77],"reduction":[78],"undetected":[81],"rate.":[84],"This":[85],"technique":[87],"has":[88],"negligible":[89],"area":[90],"speed":[92],"penalties,":[93],"chip-level":[96],"penalty":[98],"is":[99],"significantly":[100],"smaller":[101],"compared":[102],"techniques.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}