{"id":"https://openalex.org/W2134808608","doi":"https://doi.org/10.1109/test.2005.1584022","title":"Definition of a robust modular SOC test architecture; resurrection of the single TAM daisy-chain","display_name":"Definition of a robust modular SOC test architecture; resurrection of the single TAM daisy-chain","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2134808608","doi":"https://doi.org/10.1109/test.2005.1584022","mag":"2134808608"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1584022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038993405","display_name":"T. Waayers","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"T. Waayers","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046684765","display_name":"R. Morren","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. Morren","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003064528","display_name":"R. Grandi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Grandi","raw_affiliation_strings":["MST-RF, Philips Semiconductor, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MST-RF, Philips Semiconductor, Zurich, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3477,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9309515,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"610","last_page":"619"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/daisy-chain","display_name":"Daisy chain","score":0.7926602363586426},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7445340752601624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6291313171386719},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6182180643081665},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5965765714645386},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5209535360336304},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5058740973472595},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38087454438209534},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2230144441127777},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19099220633506775}],"concepts":[{"id":"https://openalex.org/C59014099","wikidata":"https://www.wikidata.org/wiki/Q1157702","display_name":"Daisy chain","level":2,"score":0.7926602363586426},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7445340752601624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6291313171386719},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6182180643081665},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5965765714645386},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5209535360336304},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5058740973472595},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38087454438209534},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2230144441127777},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19099220633506775},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1584022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1596724070","https://openalex.org/W1832971077","https://openalex.org/W1837496673","https://openalex.org/W1876835083","https://openalex.org/W1931458304","https://openalex.org/W2082632465","https://openalex.org/W2097483546","https://openalex.org/W2101924668","https://openalex.org/W2130430551","https://openalex.org/W2132654661","https://openalex.org/W2137590729","https://openalex.org/W2140479749","https://openalex.org/W2155288938","https://openalex.org/W2161708911","https://openalex.org/W2170533364","https://openalex.org/W2503952136","https://openalex.org/W4240788222"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W1545996683","https://openalex.org/W1576317492","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,74],"new":[4],"modular":[5],"SOC":[6,31],"test":[7,18,32,52,67],"architecture":[8,24],"that":[9,28],"uses":[10],"an":[11],"improved":[12],"single":[13,75],"TAM":[14,76],"daisy-chain":[15,77],"for":[16,61],"scan":[17],"access":[19],"to":[20,36,46],"embedded":[21],"modules.":[22],"The":[23],"by":[25],"definition":[26],"guarantees":[27],"the":[29,37,48],"total":[30],"time":[33],"is":[34,55,69],"close":[35],"lower":[38],"bound.":[39],"To":[40],"make":[41],"third":[42],"party":[43],"IP":[44,50],"cores":[45],"fit":[47],"architecture,":[49],"with":[51],"infrastructure":[53],"'on-demand'":[54],"introduced.":[56],"An":[57],"area-efficient":[58],"bypass":[59],"implementation":[60],"our":[62],"IEEE":[63],"std.":[64],"1500":[65],"compliant":[66],"wrapper":[68],"presented":[70],"and":[71],"results":[72],"from":[73],"on":[78],"silicon":[79],"are":[80],"shown.":[81]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}