{"id":"https://openalex.org/W2140432262","doi":"https://doi.org/10.1109/test.2005.1584015","title":"IEEE 1500 utilization in SOC design and test","display_name":"IEEE 1500 utilization in SOC design and test","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2140432262","doi":"https://doi.org/10.1109/test.2005.1584015","mag":"2140432262"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1584015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Zorian","raw_affiliation_strings":["Virage Logic Corporation, Fremont, USA","Virage Logic Corporation (Fremont, CA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virage Logic Corporation, Fremont, USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"Virage Logic Corporation (Fremont, CA)","institution_ids":["https://openalex.org/I204086833"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025620144","display_name":"Avetik Yessayan","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Yessayan","raw_affiliation_strings":["Virage Logic Corporation, Fremont, USA","Virage Logic Corporation (Fremont, CA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virage Logic Corporation, Fremont, USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"Virage Logic Corporation (Fremont, CA)","institution_ids":["https://openalex.org/I204086833"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204086833"],"apc_list":null,"apc_paid":null,"fwci":2.8081,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.90647333,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"543","last_page":"552"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7863853573799133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6162326335906982},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5507017374038696},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5490888357162476},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5143221616744995},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.43798407912254333},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41823044419288635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4090649485588074},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33309614658355713},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2457064688205719},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07343336939811707}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7863853573799133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6162326335906982},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5507017374038696},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5490888357162476},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5143221616744995},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.43798407912254333},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41823044419288635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4090649485588074},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33309614658355713},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2457064688205719},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07343336939811707}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2005.1584015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1584015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.329.8362","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.329.8362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadal.cse.nsysu.edu.tw/seminar/seminar_file/2006/060911_wcshiue_paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W51043676","https://openalex.org/W650291640","https://openalex.org/W1487165447","https://openalex.org/W1792362277","https://openalex.org/W1924406256","https://openalex.org/W2079486027","https://openalex.org/W2154283179"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W2118697956"],"abstract_inverted_index":{"Integrating":[0],"numerous":[1],"IP":[2,28,45,72],"cores":[3],"into":[4,43],"a":[5,9,35,82],"SoC":[6,83],"design":[7,86],"is":[8,34],"complex":[10],"activity":[11],"from":[12],"the":[13,31,39,44,51,64],"design-for-testability":[14],"point":[15],"of":[16,66],"view.":[17],"Also,":[18],"accessing":[19],"and":[20,23,47,54,74,87],"exercising":[21],"test":[22],"diagnosis":[24],"patterns":[25],"on":[26],"each":[27],"core":[29,46],"during":[30,50,84],"manufacturing":[32,55,88],"phases":[33,56,89],"major":[36],"challenge.":[37],"Designing":[38],"IEEE":[40,67],"1500":[41,68],"standard":[42],"leveraging":[48],"it":[49,77],"DFT":[52],"integration":[53],"drastically":[57],"simplify":[58],"these":[59],"challenges.":[60],"This":[61],"paper":[62],"demonstrates":[63],"use":[65],"in":[69,81],"embedded":[70],"memory":[71],"cores,":[73],"describes":[75],"how":[76],"can":[78],"be":[79],"leveraged":[80],"its":[85]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}