{"id":"https://openalex.org/W1604178456","doi":"https://doi.org/10.1109/test.2005.1583995","title":"A low power and low cost scan test architecture for multi-clock domain socs using virtual divide and conquer","display_name":"A low power and low cost scan test architecture for multi-clock domain socs using virtual divide and conquer","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W1604178456","doi":"https://doi.org/10.1109/test.2005.1583995","mag":"1604178456"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1583995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111469645","display_name":"S. Arasu T.","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Arasu T.","raw_affiliation_strings":["ASIC Dept., Texas Instrum. India, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"ASIC Dept., Texas Instrum. India, Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.P. Ravikumar","raw_affiliation_strings":["ASIC Department Texas Instruments India, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"ASIC Department Texas Instruments India, Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112000841","display_name":"S. K. Nandy","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.K. Nandy","raw_affiliation_strings":["Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111469645"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63647919,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"369","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6484885215759277},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6013599038124084},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5524736642837524},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5500971078872681},{"id":"https://openalex.org/keywords/divide-and-conquer-algorithms","display_name":"Divide and conquer algorithms","score":0.5028049945831299},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48771271109580994},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4724597930908203},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.468275785446167},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.45346298813819885},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3974047899246216},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3879174292087555},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14698749780654907},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.14312687516212463},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.12481451034545898},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09442418813705444},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07814297080039978}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6484885215759277},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6013599038124084},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5524736642837524},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5500971078872681},{"id":"https://openalex.org/C71559656","wikidata":"https://www.wikidata.org/wiki/Q671298","display_name":"Divide and conquer algorithms","level":2,"score":0.5028049945831299},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48771271109580994},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4724597930908203},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.468275785446167},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.45346298813819885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3974047899246216},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3879174292087555},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14698749780654907},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14312687516212463},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.12481451034545898},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09442418813705444},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07814297080039978},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1583995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1557977552","https://openalex.org/W1561562902","https://openalex.org/W1579849231","https://openalex.org/W1905213452","https://openalex.org/W1931458304","https://openalex.org/W2000378685","https://openalex.org/W2025291261","https://openalex.org/W2113576355","https://openalex.org/W2118204515","https://openalex.org/W2134998505","https://openalex.org/W2139234345","https://openalex.org/W2146893269","https://openalex.org/W2160621850","https://openalex.org/W2168755502","https://openalex.org/W2169632679","https://openalex.org/W2936804578","https://openalex.org/W6650138834"],"related_works":["https://openalex.org/W1513897901","https://openalex.org/W4321517886","https://openalex.org/W2205497670","https://openalex.org/W1938409394","https://openalex.org/W2147289961","https://openalex.org/W2089309825","https://openalex.org/W4244771157","https://openalex.org/W2071924372","https://openalex.org/W2915046390","https://openalex.org/W2358748055"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"clock-domain-based":[3],"partitioning":[4],"technique":[5],"for":[6],"practicing":[7],"scan":[8],"test":[9,22,26],"in":[10],"large":[11],"system-on-chips":[12],"with":[13,17],"multiple":[14],"clock":[15],"domains":[16],"the":[18],"intent":[19],"of":[20],"reducing":[21],"application":[23],"time":[24],"and":[25],"power.":[27]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}