{"id":"https://openalex.org/W1506569352","doi":"https://doi.org/10.1109/test.2005.1583993","title":"A random access scan architecture to reduce hardware overhead","display_name":"A random access scan architecture to reduce hardware overhead","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W1506569352","doi":"https://doi.org/10.1109/test.2005.1583993","mag":"1506569352"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1583993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027705891","display_name":"Anand Mudlapur","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.S. Mudlapur","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng., Auburn Univ., AL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Auburn Univ., AL","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng., Auburn Univ., AL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Auburn Univ., AL","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014114241","display_name":"A.D. Singh","orcid":"https://orcid.org/0000-0001-5649-8483"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.D. Singh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng., Auburn Univ., AL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Auburn Univ., AL","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7089266777038574},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6980583667755127},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6819638609886169},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5569199323654175},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.5468733310699463},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5255861878395081},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5087798237800598},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.4349452257156372},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.425961971282959},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3651650547981262},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34736108779907227},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34549832344055176},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.302523672580719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16331520676612854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7089266777038574},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6980583667755127},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6819638609886169},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5569199323654175},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.5468733310699463},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5255861878395081},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5087798237800598},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.4349452257156372},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.425961971282959},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3651650547981262},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34736108779907227},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34549832344055176},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.302523672580719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16331520676612854},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2005.1583993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.146.5788","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.146.5788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/itc05_mudla.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W10686556","https://openalex.org/W52459088","https://openalex.org/W289624287","https://openalex.org/W1488633718","https://openalex.org/W1496352327","https://openalex.org/W1595368737","https://openalex.org/W1754278879","https://openalex.org/W1763985980","https://openalex.org/W1894414010","https://openalex.org/W1902443706","https://openalex.org/W1915664158","https://openalex.org/W1917155881","https://openalex.org/W1967602327","https://openalex.org/W1978040115","https://openalex.org/W1980985044","https://openalex.org/W1983621102","https://openalex.org/W2090758275","https://openalex.org/W2106303764","https://openalex.org/W2106935654","https://openalex.org/W2107203554","https://openalex.org/W2113853304","https://openalex.org/W2120246395","https://openalex.org/W2126641963","https://openalex.org/W2128627202","https://openalex.org/W2129031233","https://openalex.org/W2135931142","https://openalex.org/W2136912537","https://openalex.org/W2138654786","https://openalex.org/W2141985270","https://openalex.org/W2149107969","https://openalex.org/W2150448461","https://openalex.org/W2153801751","https://openalex.org/W2160621850","https://openalex.org/W4230587734","https://openalex.org/W4243807552"],"related_works":["https://openalex.org/W2117171289","https://openalex.org/W2102314186","https://openalex.org/W2128260177","https://openalex.org/W256629098","https://openalex.org/W2233209732","https://openalex.org/W2105797754","https://openalex.org/W1592537894","https://openalex.org/W4254647022","https://openalex.org/W2127184179","https://openalex.org/W2036853370"],"abstract_inverted_index":{"In":[0],"this":[1,126],"paper":[2],"we":[3,60],"propose":[4,179],"architecture":[5],"for":[6],"random":[7],"access":[8],"scan":[9,99,102,108],"(RAS)":[10],"that":[11,80,109],"minimizes":[12],"the":[13,16,25,45,77,82,88,111,142,169,186],"signals":[14],"to":[15,39,57,93,96,116,147,184],"RAS":[17,41,78],"flip-flops":[18],"(FF),":[19],"and":[20,32,86,141],"provide":[21],"an":[22,66],"estimate":[23],"of":[24,51,121,133],"area":[26],"overhead.":[27],"Two":[28],"global":[29],"signals,":[30],"scan-in":[31,83],"mode":[33],"control,":[34],"have":[35],"been":[36],"eliminated":[37],"compared":[38,95],"previous":[40],"designs":[42],"presented":[43],"in":[44,65,76,139,161,168],"literature.":[46],"For":[47],"'n'":[48,53],"flip-flops,":[49],"instead":[50],"routing":[52],"address":[54],"wires,":[55],"one":[56],"each":[58],"FF,":[59],"use":[61],"/spl":[62],"radic/n":[63],"wires":[64],"'x-y'":[67],"matrix":[68],"layout.":[69],"A":[70],"unique":[71],"toggle":[72],"mechanism":[73],"is":[74,136,144],"introduced":[75],"FF":[79,188],"eliminates":[81],"signal":[84],"wire":[85],"reduces":[87,125],"vector":[89],"set":[90],"up":[91],"time":[92],"60%":[94],"traditional":[97],"serial":[98],"(SS).":[100],"Serial":[101],"induces":[103],"unnecessary":[104],"circuit":[105,112,170],"activity":[106],"during":[107],"causes":[110],"under":[113],"test":[114,156],"(CUT)":[115],"dissipate":[117],"a":[118,180,190],"significant":[119],"amount":[120],"power.":[122],"Our":[123],"design":[124],"power":[127],"dissipation":[128],"by":[129],"99%.":[130],"The":[131],"problem":[132],"delay":[134,149,155],"testing":[135],"highly":[137],"constrained":[138],"SS":[140],"scan-cell":[143],"often":[145],"modified":[146],"assist":[148],"testing.":[150],"Any":[151],"single":[152],"input":[153],"change":[154],"can":[157,171],"be":[158,172],"directly":[159],"applied":[160],"our":[162],"design.":[163],"Hence":[164],"all":[165],"testable":[166],"paths":[167],"effectively":[173],"tested":[174],"without":[175],"constraints.":[176],"We":[177],"also":[178],"multistage":[181],"scan-out":[182],"system":[183],"observe":[185],"addressed":[187],"avoiding":[189],"slow":[191],"output":[192],"bus.":[193]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}