{"id":"https://openalex.org/W2151740582","doi":"https://doi.org/10.1109/test.2005.1583984","title":"Calibrating clock stretch during AC scan testing","display_name":"Calibrating clock stretch during AC scan testing","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2151740582","doi":"https://doi.org/10.1109/test.2005.1583984","mag":"2151740582"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1583984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083100857","display_name":"Jeff Rearick","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rearick","raw_affiliation_strings":["Agilent Technologies, Inc., Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Agilent Technologies, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088418016","display_name":"Richard W. Rodgers","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rodgers","raw_affiliation_strings":["Agilent Technologies, Inc., Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Agilent Technologies, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I138285227"],"apc_list":null,"apc_paid":null,"fwci":8.2535,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.98199756,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5142097473144531}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5142097473144531}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1583984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1637395447","https://openalex.org/W1708900174","https://openalex.org/W1980985044","https://openalex.org/W2005319125","https://openalex.org/W2108103162","https://openalex.org/W2110164501","https://openalex.org/W2113100333","https://openalex.org/W2120349591","https://openalex.org/W2121331887","https://openalex.org/W2128627202","https://openalex.org/W2141985270","https://openalex.org/W2155850829","https://openalex.org/W2164754947","https://openalex.org/W6651787432"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2093578348","https://openalex.org/W2376932109","https://openalex.org/W2382290278","https://openalex.org/W2049775471","https://openalex.org/W2350741829","https://openalex.org/W3004735627"],"abstract_inverted_index":{"Delay":[0],"fault":[1],"testing":[2],"via":[3],"AC":[4,46,58],"scan":[5,47,59],"is":[6,32,42],"shown":[7],"to":[8,53],"suffer":[9],"from":[10,66],"test":[11,24,48],"application":[12,49],"problems":[13],"that,":[14],"if":[15],"not":[16],"accounted":[17],"for,":[18],"will":[19],"cause":[20],"a":[21,35],"reduction":[22],"in":[23],"quality.":[25],"The":[26],"problem":[27],"of":[28,57],"clock":[29],"period":[30],"stretching":[31],"demonstrated,":[33],"and":[34],"novel":[36],"circuit":[37],"for":[38,45],"calibrating":[39],"this":[40],"effect":[41],"described.":[43],"Guidelines":[44],"on":[50],"the":[51,55],"tester":[52],"improve":[54],"quality":[56],"tests":[60],"are":[61],"presented,":[62],"along":[63],"with":[64],"results":[65],"several":[67],"large":[68],"ASICs.":[69]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}