{"id":"https://openalex.org/W2106100968","doi":"https://doi.org/10.1109/test.2005.1583968","title":"Test methodology for freescale's high performance e600 core based on powerPC instruction set architecture","display_name":"Test methodology for freescale's high performance e600 core based on powerPC instruction set architecture","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2106100968","doi":"https://doi.org/10.1109/test.2005.1583968","mag":"2106100968"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1583968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109112987","display_name":"N. Tendolkar","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"N. Tendolkar","raw_affiliation_strings":["Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","Somerset Design Center, Freescale Semicond"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Somerset Design Center, Freescale Semicond","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034983837","display_name":"D. Belete","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"D. Belete","raw_affiliation_strings":["Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","Somerset Design Center, Freescale Semicond"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Somerset Design Center, Freescale Semicond","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055581027","display_name":"A. Razdan","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. Razdan","raw_affiliation_strings":["Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","Somerset Design Center, Freescale Semicond"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Somerset Design Center, Freescale Semicond","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090240131","display_name":"H. Reyes","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"H. Reyes","raw_affiliation_strings":["Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","Somerset Design Center, Freescale Semicond"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Somerset Design Center, Freescale Semicond","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027590370","display_name":"Bill Schwarz","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"B. Schwarz","raw_affiliation_strings":["Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","Somerset Design Center, Freescale Semicond"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Somerset Design Center, Freescale Semicond","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088938802","display_name":"M. Sullivan","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M. Sullivan","raw_affiliation_strings":["Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","Somerset Design Center, Freescale Semicond"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Somerset Design Center, Freescale Semicond","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5109112987"],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":2.5543,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89199634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.9489203095436096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5861703157424927},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5566565990447998},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5525722503662109},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4680190980434418},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4576586186885834},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.45455682277679443},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.43827730417251587},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.41860058903694153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.328155517578125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2623022794723511},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20056334137916565},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.14690667390823364},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08001691102981567},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07706871628761292}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9489203095436096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5861703157424927},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5566565990447998},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5525722503662109},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4680190980434418},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4576586186885834},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.45455682277679443},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.43827730417251587},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.41860058903694153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.328155517578125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2623022794723511},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20056334137916565},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.14690667390823364},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08001691102981567},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07706871628761292},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1583968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515082873","https://openalex.org/W1625855991","https://openalex.org/W1905213452","https://openalex.org/W1915537987","https://openalex.org/W2102127226","https://openalex.org/W2105809177","https://openalex.org/W2133812334","https://openalex.org/W2149602237","https://openalex.org/W2155288938","https://openalex.org/W2165157401","https://openalex.org/W2503952136"],"related_works":["https://openalex.org/W1868476908","https://openalex.org/W2102127226","https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W1897203488","https://openalex.org/W2104478015","https://openalex.org/W2764440971","https://openalex.org/W4230343699","https://openalex.org/W1874075800","https://openalex.org/W2616892825"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,15,61,68],"DFT":[4,16],"techniques":[5],"used":[6],"in":[7,74],"Freescale's":[8],"high":[9,29],"performance":[10],"e600":[11],"core.":[12],"Highlights":[13],"of":[14,67],"features":[17],"are":[18],"at-speed":[19,35],"logic":[20],"built-in":[21],"self-test":[22],"(LBIST)":[23],"for":[24,32,42,51],"delay":[25],"fault":[26],"detection,":[27],"very":[28],"test":[30,38,49,54],"coverage":[31,50],"scan":[33,53],"based":[34],"deterministic":[36,52],"delay-fault":[37],"patterns,":[39],"100%":[40],"BIST":[41],"embedded":[43],"memory":[44],"arrays":[45],"and":[46],"98%":[47],"stuck-at-fault":[48],"patterns.":[55],"A":[56],"salient":[57],"design":[58],"feature":[59],"is":[60,72],"isolation":[62],"ring":[63],"that":[64],"facilitates":[65],"testing":[66],"core":[69],"when":[70],"it":[71],"integrated":[73],"an":[75],"SoC":[76],"or":[77],"host":[78],"processor":[79]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}